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Abstract
Hopkins, Thomas A. M.S. Egr., Department of Electrical Engineering, Wright State
University, 2010. An Automated Approach to a 90-nm CMOS DRFM DSSM Circuit
Design.
A digital single sideband modulator (DSSM) for a digital radio frequency mem-
ory (DRFM) was designed and implemented in a commercial 90-nm radiation-hardened-
by-design (RHBD) structured ASIC by Thomas Pemberton in [1]. This thesis syn-
thesized the same DSSM structure in a non-hardened 90-nm commercial process and
compared the synthesis results of the two for power, delay, and area. The number of
I/O bits and taps in [1] and this thesis were purposely made high to create a large tar-
get for radiation testing. As should be expected, the RHBD DSSM reported greater
power and area. However, the RHBD power models were only estimates.
This thesis also showed the costs and benefits for varying bit widths, number
of filter taps, and ROM sizes in the DSSM, synthesized at a typical characterization
corner. One of the designs was also synthesized at two more characterization corners.
Finally, another design variation was tested with extra piping in the Hilbert filter. All
of these circuits were measured for power, timing, critical path, area, and spur-free
dynamic range (SFDR).
Chip area was found to be solely dependent on the number of I/O pads and thus
went up with greater I/O bit widths. Greater I/O bit widths and number of taps also
led to more cell area and power consumption. The 16-bit/153-tap and 24-bit/101-
tap typical-corner DSSM’s and the 16-bit/101-tap slow-corner DSSM could not meet
the synthesis target of 100 MHz. Setup circuitry for the ROM address became the
critical path for some of the designs partly due to the fact that the address was set
up on the falling edge of the clock but loaded on the rising edge. Increasing I/O
bit widths and the number of filter taps improved frequency response and SFDR.
ii
Finally, increasing ROM size increased maximum SFDR for a select range of input
frequencies. For SFDR, the predominant spur was the suppressed sideband, which
was poorly suppressed.
iii
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An Automated Approach to a 90-nm CMOS
DRFM DSSM Circuit Design
I. Introduction
1.1 Motivation
Digital signal processing (DSP) of former analog functions, such as a single side-
band modulator (SSM) in a digital radio frequency memory (DRFM), requires speeds
that may now be feasible [2]. These DSP circuits also are generally implemented with
CMOS technology.
The IC design process has many steps. Presently, these steps are automated
with electronic design automation (EDA) software tools and accompanying scripts. In
this thesis, they are automated with Cadence design and simulation tools and scripts.
Radiation effects on circuitry at terrestrial, flight, and orbital altitudes are a
concern. As IC technologies get smaller and faster, single event transients (SET’s)
will become a more prominent cause of single event upsets (SEU’s) for circuits with
radiation hardened memories. Radiation hardened fabrication facilities are up to
three technology generations behind their commercial counterparts. However, using
radiation hardening by design (RHBD) methods alone has become a viable design
method. This is also true for space applications where a serendipitous natural total-
dose hardening of smaller transistor sizes has occurred. The use of RHBD methods
can be applied using commercial processes and still have a performance gain over its
1
rad-hard processed counterparts. In this thesis, an implementation of a digital single
sideband modulator (DSSM) in an RHBD and non-rad-hard circuit are compared.
Because DSP circuits mostly use CMOS technology, much of RHBD focuses on
CMOS processes. One RHBD method that is easy to implement is guard rings. The
Wright State University Automation and Design Lab may also have a desire in the
future to test guard rings.
1.2 Project Goal
The goal was to synthesize a non-radiation hardened version of a DSSM with
the same structure as in the RHBD structured ASIC in [1] and compare for common
metrics of power, delay, area, SFDR, and chip utilization. The number of I/O bits
and filter taps were unusually large in order to fill up the chip area in [1] and provide
a large target for radiation testing. The non-hardened DSSM was not sent out for
radiation testing. An ancillary goal in this thesis was to research the use of guard
rings in RHBD.
The HDL code for the DSSM needed to be parameterizable to allow for au-
tomated, or semi-automated, changes in parameters. In addition to the rad-hard
comparison case, seven other test cases were to be synthesized with different input
bits, number of filter taps, and ROM sizes. The test cases were to be compared to
each other for power, delay, area, and SFDR. Synthesis was to be done with Cadence
EDA tools via modified versions of existing scripts. The scripts would allow for some
automation of the synthesis.
1.3 Design and Research Approach
Our design approach was to consult with Thomas Pemberton and make a DSSM
design as close as possible to his [1]. Some VHDL code was taken from generators
provided by Pemberton. The rest of the VHDL code was reused and modified from
Pemberton’s design model on an FPGA. The design software and scripts necessary to
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synthesize the design up to the place-and-route (PAR) level were learned. Next, the
designs were implemented, and the command scripts were adjusted as needed. The
scripts and top-level test bench were simplified for ease of use. MATLABR© code ob-
tained from Pemberton was also modified and used for plotting single-input frequency
response, swept input frequency response, and SFDR. Finally, a mathematical model
of the DSSM was coded and plotted in MATLABR©.
Research into RHBD methods, especially guard rings with their costs and weak-
nesses, started early on and continued during the project. A guard ring design and
a testing plan were proposed. Research was also done into articles and material on
DRFM, DSSM’s, and other background material.
1.4 Literature Overview
As already mentioned, former analog functions, e.g. a DSSM in a DRFM, may
be able to be done digitally. An early paper on utilizing a DSSM for a DRFM can be
found in [3]. The operation of a general SSM can be found in a textbook like [4].
The principle used in a DRFM has been around since 1974 [5]. Information on
DRFM’s can be found in books on digital receivers and electronic warfare (EW) as
well as in technical articles (see [5, 6]).
Research into radiation effects in IC’s began in earnest around 1978 [7]. IBM
published a series of papers on its findings in 1996, including [7–9]. The Aerospace
Corporation has also done much in this field. Ron Lacoe, of Aerospace Corp., is
an expert on RHBD and has written a good introduction in [10]. The electrical
engineering department of Vanderbilt University in Nashville, Tennessee (including
Daniel M. Fleetwood, Lloyd W. Massengill, Ronald D. Schrimpf, Barat L. Bhuva,
W. Timothy Holman, and others) also has done much research into radiation effects
and hardening. Much of the material on radiation hardening IC’s can be found in
technical papers written by the above people and others.
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1.5 Document Organization
Chapter 2 gives a brief background of single sideband modulation, DRFM de-
sign, digital signal processing, and RHBD. Chapter 3 covers design implementation,
namely: design hierarchy, design steps, test cases, and the radiation hardened com-
parison. Chapter 4 summarizes results for power, delay, critical path, area, utilization,
SFDR, and frequency response of the designs. Chapter 5 draws conclusions from the
results and gives suggestions for future work. Finally, the VHDL code, test bench,
and scripts can be found in the appendices.
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II. Background and Theory
In this chapter we look at a digital single sideband modulator (DSSM) that canbe used with a digital radio frequency memory (DRFM). A DRFM system is
commonly used in military aircraft where it will experience higher levels of natural
radiation than on the ground. Toward the end of the chapter, we look at protecting
CMOS circuits, e.g. a DSSM and DRFM, against natural radiation and its effects.
Particular attention is given to guard rings, especially their benefits, costs, and test
procedures.
2.1 Single Sideband Modulation
Many practical signals are generated at baseband frequency, i.e. near zero hertz
(see figure 1(a)). Most radio transmissions, however, require modulation of a baseband
signal to a higher frequency where the antennae size is more practical (i.e smaller).
Modulation from baseband also allows multiple signals to be transmitted at different
frequencies [4].
(a) Baseband Signal (b) Double Sideband Modulation
(c) Single Sideband Modulation
Figure 2.1: Double and Single Sideband Modulation
There are a few different modulation techniques. They fall under two cate-
gories: linear and angle modulation. Under linear modulation, there are amplitude,
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double-sideband (DSB), and single-sideband (SSB) modulation. DSB modulation is
accomplished by multiplying a baseband signal by a sine wave. This results in a side-
band both above and below the carrier frequency (see figure 1(b)). These sidebands
are redundant information, and only one is needed. At a cost of circuit complexity,
SSB modulation removes one of these sidebands and reduces the bandwidth back by
half (see figure 1(c) [4].
SSB modulation is useful in recombining an in-phase (I) and quadrature (Q)
version of a signal as explained in section 2.1.1. Here, I is simply unshifted version of
the input signal, and Q is a 90-degree phase-shifted version (see figure 2.3).
SSB modulation is also useful in creating a frequency shift. Sometimes a system,
like a DRFM, needs to dynamically shift frequencies to create false Doppler frequency
shifts. SSB modulation is useful in accomplishing this.
Figure 2.2: Single Sideband Modulator [4]
2.1.1 Single Sideband Modulator (SSM). SSB modulation can be accom-
plished by removing one sideband from a DSB modulated signal. This can be done
with just a low or highpass filter. However, for the general case, this would have to
be a very selective filter.
As seen in figure 2.2, DSB modulation can also be performed on in-phase (I)
and quadrature (Q) versions of a signal where the carrier signals (sine and cosine) are
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Figure 2.3: I and Q Signals
also quadratures of one another. The resulting signals are then added or subtracted
together to give a lower sideband or upper sideband result, respectively [4, 11].
With an analog SSM and varying input frequency, however, there is difficulty
in maintaining phase and magnitude balance between the I and Q signals, and there
is a tendency to get a DC offset. This causes unwanted spurs in the output [12]. On
the other hand, a digital implementation of the SSM can give superior balance and
stability to the I and Q and very little DC offset [6].
2.2 Digital Radio Frequency Memory (DRFM)
The DRFM is an electronic circuit that digitally captures and stores radio and
microwave signals. These then can be read and retransmitted with a small delay. Dig-
ital storage, of course, is the storage method of choice and is more reliable than analog
storage. Thus, as its name implies, the digital radio frequency memory (DRFM) uses
digital storage methods [3, 5].
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A common use of the DRFM is as a key component in a radar repeater jamming
circuit, an application that has received much research [6].1 In this application, the
DRFM stores the signal which is then recreated with a small delay and/or Doppler
frequency shift. This gives a deceptive range and speed, respectively, of the aircraft.
The entire system of sampling, storing, altering, and recreating the signal is referred
to as the DRFM system [5, 6].
2.2.1 DRFM Architecture. The DRFM concept is simple.2 However, as will
be seen in section 2.2.2, the speed requirements placed upon it pose a challenge [6].
As shown in figure 2.4(a), the basic components of a DRFM system with analog
quadrature detection are: a receiving antennae, two down-converters (ultimately to
baseband), a low pass filter, an ADC, a digital memory, a DAC, another lowpass
filter, two up-converters, and a transmitting antennae [6]. The innermost converters
also include a quadrature detector and SSM as shown in figure 2.4(b) [5]. Both the
I and Q channels are sampled and saved in memory. This requires two ADC’s and
extra storage space. However, one benefit of having an analog I and Q signal, is that
instead of only being able to distinguish up to half the sampling frequency (Fs) as
with one ADC, the pair of ADC’s can distinguish input frequencies up to the full
sampling frequency [2].
Digital implementation of the SSM could reduce hardware area. As seen in figure
2.5, only one down/up-converter and ADC/DAC combination are needed. Also, as
mentioned in section 2.1.1, digitally-produced I and Q signals are more balanced and
stable [6]. However, a digital implementation has been limited in its speed. This
is because of technology speed limits and the fact that, with only one analog input
signal, bandwidth can now only go up to half of Fs. However, with advances in
1Radar jamming is a subset of the military actions of “electronic attack” (EA), part of what is
also known as “electronic countermeasures” (ECM). EA, in turn, is a subset of what is known as
“electronic warfare” (EW) [6].
2The principle used in the DRFM is credited to an invention in 1974 by Chris Haynes of EMI
Electronics Ltd [5].
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(a) DRFM Architecture [6]
(b) DRFM I and Q Architecture
Figure 2.4: DRFM Architecture with Analog I and Q
technology, digital implementation of a high-speed digital SSM (DSSM) in a DRFM
may now or soon be feasible [2].
2.2.2 DRFM Speed Techniques. Since modern radars create a wide band-
width, DRFM’s need to monitor a wide instantaneous bandwidth (e.g. 1 GHz) [2].
This requires the DRFM to have high clock speeds to quickly sample and store the
signal. One of the limiting factors on speed is the speed of the A/D (and D/A) con-
verters. GaAs processes have been used to obtain speed gains in the past. Beyond
this, increasing the speed of existing A/D converters generally means reducing the
number of bits. This in turn adds quantization noise, thus making it more likely
9
(a) DRFM Architecture
(b) DRFM I and Q Architecture
Figure 2.5: DRFM Architecture with Digital I and Q
that the jamming signal will be discovered. However, there are other techniques for
increasing the bandwidth and speed [6].
One speed-gain technique uses a switched oscillator. Another involves multiple
narrowband DRFM’s where each threat can be directed to a different DRFM. (Nar-
rowband DRFM’s, of course, require less speed.) Another method uses only one bit
sampling. This gives greater bandwidth at the cost of not distinguishing amplitudes.
This method also avoids having to use an A/D converter. Next, there is series-parallel
sampling. Finally, a DRFM’s bandwidth can be improved by using multiple receiver
channels and parallel processing. One example of this uses 16 channels [13]. Any of
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these methods can be used for speed gains [5,6]. As an example of the bit-width capa-
bility of a present-day (laboratory-based) DRFM, one has been advertised as having
up to 1 GHz instantaneous bandwidth using 10 bits [14].
2.3 Digital and Discrete-Time Signal Processing
Digital and discrete-time signal processing is considered in this section. Digital,
here, refers to the quantization of a signal. Discrete-time refers to the sampling of the
signal. In digital/discrete-time signal processing, an analog signal is quantized and
sampled at some rate, usually with a clock at equal intervals in an analog-to-digital
(A/D) converter (ADC). The samples are then processed by the digital/discrete-time
circuit. If desired, the results can be converted back into an analog signal via a
digital-to-analog (D/A) converter (DAC).
2.3.1 Quantization. Quantization is the process of rounding an analog signal
to discrete levels. A comparator-based ADC “floors” each analog value by rounding
it to its next lowest quantization value (towards negative infinity). There are 2b levels
for a signal representation of b bits. These levels in turn are usually evenly spaced
between a minimum and maximum value of interest (e.g. -0.5 and 0.5, or 0 and 1).
Rounding for quantization means the quantized signal will have slight differences
(errors) from the original signal. These errors translate into noise in the frequency
spectrum known as quantization noise. The difference between a signal’s peak and
the highest noise spur is known as spur free dynamic range (SFDR). Less quantization
bits translate into more noise and potentially lower SFDR. Assuming no other noise
sources, the SFDR (in decibels) can be calculated from equation 2.1 based on the
number of bits, b [15].
SFDRdB = 6b (2.1)
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2.3.2 Sampling Theorem. In order to be able to faithfully reconstruct a
sampled signal back into the analog domain, it is sufficient to sample the analog
signal at a rate greater than twice the bandwidth of the signal. This rate is called
the Nyquist rate [4]. If Fs is the sampling frequency, the frequency range: [-Fs/2 to
Fs/2) is called the first Nyquist band. This band will keep repeating itself infinitely
in both directions. So, for example, the next band in the positive direction is from
[Fs/2 to 3Fs/2).
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Figure 2.6: 1200 Hz Aliased as 800 Hz
2.3.3 Aliasing. Aliasing is the addition of unwanted signals in a Nyquist
frequency band. This occurs when there are signals above half the sampling rate in
the sample. The resulting frequency samples will “fold over” and appear as aliased
signals in the Nyquist band. An example of this is shown in figure 2.6. Here just
the positive (right) half of the Nyquist band is shown where a 1200 Hz signal has
“folded over” to show up as 800 Hz. To prevent this, a lowpass (i.e. anti-aliasing)
filter is placed before the ADC to remove frequencies that are above half the sampling
rate [11]. However, as mentioned in section 2.2.1, with two quadrature versions of a
analog signal, an I and a Q, this “fold over” can still be distinguished for up to twice
the Nyquist bandwidth (i.e. for Fs). Therefore, the anti-aliasing filter can be widened
to twice the bandwidth at Fs.
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Figure 2.7: Aliasing from Frequency Overlap
Another form of aliasing comes from overlap in the frequency spectrum. In
practical signal processing, input signals are not bandlimited (because they are trun-
cated). This means the frequency spectrum “spreads” and “leaks” into the next
Nyquist band, because the sampling theorem’s sufficiency “requirement” is not met.
This leakage causes the repeated frequency bands to overlap, add to each other, and
make a distortion (aliasing). This kind of aliasing can be reduced by increasing the
sampling frequency. However, it can never be totally removed [11]. Figure 2.7 shows
an 800-Hz sine wave sampled with just 256 samples at 2000 Hz. Aliasing can be seen
where the “-800 MHz” from the next Nyquist frequency band (shown at 1200 MHz
on the scale) overlaps with the +800 MHz in the first Nyquist frequency band (shown
at 800 MHz on the scale).
2.3.4 Convolution Sum. If we know the impulse response of a discrete-time
system and its input, we can calculate the output using the convolution sum given by
equation 2.2. Here, k is the inputs sample number, and n is the impulse response’s
sample number. The convolution sum gives the sum of delayed versions of the input
multiplied by the impulse response. FIR and IIR filter equations 2.3 and 2.4 use a
form of the convolution sum.
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y(n) = h(n) ∗ x(n) ≡
∞
∑
k=−∞
h(k)x(n− k) (2.2)
2.3.5 Practical & Causal Filters. A filter is causal if its output is solely
dependent on present and past inputs. It cannot be dependent on future inputs. All
practical/real-time filters are causal. A filter’s impulse response is made causal by
shifting its impulse response forward in time so that its convolution sum starts at k
= 0. The result is that the response is delayed by half the length of the filter. (See
equations 2.3 and 2.4.)
Practical filters also have a limited filter length. Therefore, in the FIR and IIR
filter equations, 2.3 and 2.4, k has fixed limits. k’s infinite limits in equation 2.2 were
solely an ideal case.
2.3.6 Finite Impulse Response Filters. A finite impulse response (FIR) filter
utilizes only feed-forward components. It can be expressed by equation 2.3, which is
a form of the convolution sum. Here, bk is a coefficient, and M is the number of
coefficients. Since there is no feedback, FIR filters are always stable. A direct-form
structure implementing this equation is shown in figure 2.8 [16].
y(n) =
M−1
∑
k=0
bkx(n− k) (2.3)
Figure 2.8: Direct-Form Implementation of an FIR Filter
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2.3.7 Infinite Impulse Response Filters. An infinite impulse response (IIR)
filter uses feedback. An IIR filter usually can be much smaller than an FIR filter.
Care must be taken, however, in designing an IIR filter to make sure it is stable.
Equation 2.4 is its general equation where x is the input, y is the output, ak is a
feedback coefficient, and b−k is a feedback coefficient. Also, N is the number of
feedback coefficients, and M is the number of feed-forward coefficients [16].
y(n) =
N
∑
k=1
aky(n− k) +
M−1
∑
k=0
bkx(n− k) (2.4)
2.3.8 Window Functions. In general, whenever a sample train is truncated,
it is said to be windowed. If the train is simply truncated with no attenuation,
the window function is a rectangular window. However, truncation creates sharp
discontinuities at the beginning and end of a sample train. This in turn creates unde-
sirable ripples in the measured frequency response. These ripples can be minimized
or removed by gradually attenuating the sample train from its center to its ends.
The functions that determine this attenuation are also called window functions. The
downside of attenuating a signal is that it lessens the frequency bandwidth. However,
often the regions of reduced bandwidth are not used anyway, or they can just simply
be accepted.
One common window function is called the Hanning window and is shown in
equation 2.5, where n is the sample number, and M is the number of samples.
h(n) =





1
2
(
1− cos 2πn
M−1
)
, 0 ≤ n ≤ M − 1
0, otherwise
(2.5)
2.4 Digital Single Sideband Modulator (DSSM)
In the DRFM system with the digital quadrature detector and SSM shown in
figure 2.5(b), if the DRFM is removed, the combination of the quadrature detector
and SSM is also called an SSM, or digital SSM (DSSM), figure 2.9.
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Figure 2.9: Digital Single Sideband Modulator (DSSM)
Figure 2.10: DSSM with Hilbert Transformer
As shown in figure 2.10, the Q signal in the DSSM can be created using a Hilbert
filter. This filter, however, creates an extra latency of half of one less the number of
FIR filter taps. Therefore, the I signal is given the same latency to keep it in balance
with the Q.
2.4.1 Hilbert Filter. The ideal Hilbert transform is an all-pass filter with
a 90-degree phase shift. It’s frequency response can be mathematically represented
by equation 2.6, where ω is the frequency in radians [16]. It’s magnitude response is
shown in red in figure 2.11 where it is compared to the fast Fourier transform (FFT) of
a practical Hilbert filter with 33 coefficients (in blue). Since the Hilbert is an all-pass
filter, it’s magnitude is ideally 0 dBc for all frequencies. However, a practical filter
shows ripples in its response (because it is unwindowed) and a reduced bandwidth.
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Figure 2.12: Hilbert Discrete-Time Impulse Response
H(ω) =



−j 0 < ω ≤ π
j −π < ω < 0
(2.6)
For a practical digital Hilbert filter, the discrete-time impulse response for an
odd number of coefficients can be represented by equation 2.7, where bk is a coefficient
and k is the coefficient number [3]. The coefficients can be seen to calculate to zero
for k even and 2/πk for k odd. For 33 coefficients, a graph of this impulse response
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would look like figure 2.12. As already mentioned, a graph of the FFT of this filter is
in figure 2.11.
h(k) = bk =



2sin2(πk/2)
πk
|k| > 0
0 k=0
(2.7)
Figure 2.13: FIR Hilbert Filter
Equation 2.7 can be implemented in direct FIR form as in figure 2.13 where
M again represents the number of FIR filter coefficients. Since even coefficients are
zero, only (M-1)/2 coefficients and taps are actually needed. The filter response
coefficients should be attenuated with (i.e. multplied by) a window function to remove
ripples from the output frequency response [3]. Since the Hilbert is a linear filter with
an antisymmetric response, if desired, half of the multipliers could be removed by
subtracting the corresponding tapped inputs first and then multiplying [16].
2.4.2 Digital Mixers and Adders. As shown in figure 2.10, the second half of
the DSSM is where the single sideband modulation actually takes place. The digital
mixers multiply the I and Q signals by digitally synthesized cosine and sine waves,
respectively. Both synthesized waves have the same frequency. One of the sidebands
of the resulting signals is then cancelled by either adding or subtracting them. Adding
them cancels the upper sideband (leaving the lower) and subtracting cancels the lower
sideband (leaving the upper).
2.5 Ionizing Radiation
Both terrestrial radioactive elements and cosmic radiation are of concern to
IC’s. Outside of nuclear environments, the main terrestrial elements of concern are
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Figure 2.14: Cosmic Radiation Cascade Effect [7]
alpha particles emitted by traces of radioactive elements in chip packaging and cosmic
radiation. Cosmic radiation can include atomic particles, subatomic particles, and
electromagnetic radiation. In earth orbit, cosmic high-energy heavy ions along with
electrons and protons in the Van Allen belts are the main concern [10, 17].
Within the earth’s atmosphere (i.e. at flight altitudes and on the earth) the
main cosmic radiation of concern are neutrons. These neutrons are created when
high-energy cosmic particles collide with the atmosphere. This causes an assortment
of secondary radioactive particles and electromaganetic radiation to rain down (figure
2.14). The neutrons are the highest energy particles/radiation in this shower [8,18–20].
This secondary shower of cosmic radiation can cause upsets in modern VLSI circuits
even at sea level [7]. At flight altitudes, the cosmic radiation effects are as much as
one hundred times worse, and the neutron flux is three hundred times higher than on
earth [8, 21].
Since heavy ions and other highly energetic atomic particles are largely shielded
by the earth’s atmosphere, these are mainly of concern in space. (At sea level, typically
few of the original particles that started a cosmic shower are left (< 1%) [8].) In
space, the radiation environment is the most hazardous where heavy ions carrying
high energies cause not only bit upsets but can destroy the circuit [22].
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Electronic warfare (EW) circuits, like radar jammers function at flight altitudes.
A few bit changes may or may not be of critical concern in the memory or logic of a
DRFM. However, a DRFM and DSSM serve as a good representative of any circuit
that might require radiation hardening.
2.6 Radiation Effects
Ionizing radiation generally has negative effects in IC’s. The radiation effects in
CMOS IC’s can be divided into two types: total dose and single event effects (SEE’s).
Total dose effects and destructive SEE’s are of concern in earth orbit and outer space
where there are heavy ions. Earth orbit also has trapped electrons and protons in the
Van Allen belts [10]. On earth and in aircraft, the main concern is soft errors caused
by SEE’s [19]. A nuclear explosion also causes what is called dose rate effects, i.e.
photocurrents throughout the circuit over a short time [23]. Hardening IC’s against
nuclear explosions is not covered in this thesis.
2.6.1 Total Dose Effects. Total ionizing dose (TID) effects are caused by
positive charge that becomes trapped in the silicon dioxide and accumulates over
time from multiple ion hits. Thus, TID is a long-term, and not immediate, effect.
Electron-hole pairs are created in the oxide after an ion hit. Positive charge gets
trapped because the electrons are more mobile. The electrons are swept out by the
gate’s electric field, and holes get left behind where they are converted into interface
states at the oxide/silicon interface [24, 25].
There are three locations where this trapped positive charge causes problems. In
the gate oxide, the trapped positive charge causes threshold shifts in the transistors.
This is especially of concern for the gates of NMOS transistors where the shift is in
the negative direction and the transistor could be stuck in the “on” state. The second
area of concern is the field oxide along NMOS transistor edges. The oxide boundary
acts as an NMOS gate which leaks current across the edge when the transistor is
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off. Finally, positive charge trapped in the field/isolation oxide also causes leakage
between neighboring N-type diffusions [10].
Formerly, with older technologies, a gate only could be total-dose hardened
with a rad hard process [10, 25]. However, with deep submicron technologies, the
gate oxide has become naturally hardened. In fact, for advanced technologies where
the gate oxide thickness is on the order of the characteristic tunneling length (e.g.
∼5 nm for SiO2), total dose effects in the gate are not an issue at all. In these
technologies, the gate oxide is thin enough that the positive charge can tunnel out
before getting trapped [10]. This fact has opened the door to the possibility of using
only radiation hardening by design (RHBD) methods for hardening IC’s for space.
Section 2.8.1 looks briefly at how to use RHBD methods to mitigate the two other
total dose effects outside the gate.
Figure 2.15: SET Cross Section
2.6.2 Single Event Effects (SEE’s). A “single event effect” (SEE) is an
immediate circuit upset caused by an ion strike at a sensitive node. A sensitive node
is usually the drain of an off transistor (see figure 2.15) [18]. If the deposited charge
is large enough, it can alter the logic value. If the strike is in a latch, this wrong
value can be captured immediately. If the strike is in the combinational logic, the
pulse could still propagate through the circuit to a latch and be captured as a wrong
value (see figure 2.16). However, this is less likely. Under harsh conditions of a space
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environment, these strikes can also cause latchup (single event latchup) and, in high
voltage devices, burnout (single event burnout) [10, 19, 21].
Smaller CMOS technologies have led to lower voltages, smaller transistors,
higher operating speeds, tighter transistor spacing, smaller wells, and lower nodal
capacitances. Unfortunately, when the size of an IC technology shrinks, the amount
of charge deposited by an ion does not shrink with it (unless the effective collection
depth changes [26]). And, less drive strength in these smaller technologies means less
power to overcome a deposited charge. Also, smaller channel lengths mean greater
bipolar amplification. Smaller well size means less space to dissipate the charge.
Lower nodal capacitance means less capacitance to absorb the charge. Tighter spac-
ing and smaller wells mean charge sharing is more likely between nodes and angular
strikes can reach more nodes. And, faster clock speeds mean a latch has a greater
chance to catch a single event pulse. Therefore, in smaller technologies, circuits have
a greater potential for soft errors [26].
2.6.2.1 Parasitic Bipolar Amplification. Higher energy ion hits (e.g.
in space) to a sensitive node can upset voltages and cause latchup. This happens,
because parasitic BJT’s that are normally off are turned on. As shown in figure
2.15, ion strikes also turn on a lateral parasitic BJT between the source, drain, and
channel. When this BJT is turned on, it injects more charge into the node [10,27]. The
gain of this BJT is dependent on the length of the transistor channel. As transistor
technologies scale down in size, the channel length decreases and the bipolar gain
increases [10, 26].
2.6.2.2 Charge Sharing. The charge from BJT amplification described
in section 2.6.2.1 is only collected at the node. It is not shared between nodes [26].
However, ion-deposited charge does get shared between nearby nodes. This sharing
is especially pronounced in a shared well, because the charge is constrained [27]. The
voltage disruption from the ion’s charge can turn on a neighbor’s parasitic bipolar
transistor, injecting even more charge into its node, especially in a shared well [26].
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This potentially causes another upset. Neighboring transistors without wells also
experience charge sharing. However, it does not create as much bipolar amplification
because the charge is not constrained [27].
2.6.2.3 Single Event Upsets (SEU’s). An SEU occurs when an ion
directly hits the sensitive node of a latch and a flipped bit is immediately captured
and stored. This is especially of concern in SRAM cells (versus a latch in another
part of the circuit), because a RAM latch is relatively small and does not have much
drive to overcome the disruption [19]. An ion hit can also cause multiple latch bits
to flip. This is called a multiple bit upset (MBU). An MBU occurs because of charge
sharing between cells and/or an angular strike. MBU’s are more likely in smaller
technologies, because SRAM cells are in closer proximity to each other.
Figure 2.16: SET Propagation to a Latch
2.6.2.4 Single Event Transients (SET’s). A SET occurs when an ion
hits a sensitive node in a combinational logic cell. This causes a temporary disruption
in the logic state of the cell. As shown in figure 2.16, if the pulse is large and close to
a latch, it has a chance of propagating and being captured by the latch [28].
Because SEU’s are much more likely than SET’s, they have received the most
attention in the past. However, with smaller technologies, SET’s will become more
of an issue. With hardened memories, SET’s become the dominant source of soft
errors for technologies below 0.25 µm [10]. In 2005, SET’s were predicted to become
a significant issue at 65-nm technologies and smaller [19].
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2.7 Radiation Hardening CMOS Integrated Circuits
Digital signal processing is central to today’s circuits, and these circuits are
largely made with CMOS technology [10]. In this chapter, we focus on radiation
hardening methods for commercial CMOS processes. We especially look at radiation
hardening CMOS circuits using guard rings. Only radiation hardening by design
(RHBD) methods for a typical CMOS silicon process are covered in this thesis and
not, for example, the use of silicon-on-insulator (SOI) or BJT processes.
Radiation hardening reduces the negative effects of radiation in an IC either
through a manufacturing process, design methods, or both. Radiation-hardened (rad-
hard) foundries generally use both [10]. During the cold war, rad-hard foundries were
more numerous. However, with a changing political situation and less demand, rad-
hard foundries have diminished greatly [10,23]. Partly as a result of the relatively low
demand, rad-hard foundries can be up to three CMOS-technology scaling generations
behind their commercial counterparts [10]. Therefore, it becomes advantageous if
another method (e.g. just using radiation hardening by design) can be found with
less performance penalties.
2.8 Radiation Hardened by Design (RHBD) Methods
As mentioned in section 2.6.1, the MOS gate oxide in newer technologies has
become thin enough to make the gates radiation hardened to total dose effects. (This
does not mean it is rad hard in other areas however.) With the recent natural radiation
hardness gained in the commercial gate oxide, even more attention has shifted to using
RHBD methods in commercial processes. This makes sense, because commercial
processes are readily available. Also, because of the lag in technology scaling at
the rad-hard foundries, a RHBD commercial process can yield an area and power
advantage even with the area penalties caused by RHBD methods [29].
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RHBD focuses on all levels of a circuit. It can be on the level of a transistor, a
sub-circuit, or a whole system [10]. A guard ring, for example, focuses on a transistor,
whereas circuit redundancy focuses on a sub-circuit.
There are different radiation hardening by design (RHBD) methods to choose
from. Different methods target different effects. A RHBD circuit usually uses multiple
methods at once.
RHBD works by doing one of two things. Either it removes the radiation-
induced charge or removes its effects [30]. Guard rings, for example, remove the
charge. Whereas, circuit redundancy removes its effects. Usually, both are needed.
For example, a guard ring reduces the charge so that temporal redundancy only needs
to filter out shorter pulse widths.
2.8.1 Total Dose RHBD Methods. Two total dose hardening methods are
annular gates and guard rings. The annular, or edgeless, gate eliminates current
leakage at the edges of transistors (described in section 2.6.1) by totally removing all
edges. This, however, comes at a cost in area and capacitance [10].
Another total-dose method is guard rings. Guard rings are added as channel
stops between transistors of the same type to reduce leakage currents between similar
diffusions [10]. As also described in section 2.9, in an n-well process, guard rings are
only needed for the NMOS transistors. Guard rings come at a cost to area.
There are other total-dose methods such as choosing NAND gates over NOR
gates and reverse-body biasing [23, 31]. However, these won’t be described in detail
here.
2.8.2 Single Event RHBD Methods. Most SEE RHBD techniques can be
used for mitigating both SEU’s and SET’s. One SEE method mitigates the charge
itself by increasing the size of the gate. This gives it greater drive strength to overcome
deposited charge [32]. [33] mentions that this can also be done by only increasing the
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size of the NMOS transistor. Another SEE method mitigates the charge itself through
guard rings. Guard rings are discussed more in section 2.9.
An SEE method that corrects the effects of the deposited charge is circuit/signal
redundancy (a form of error correction). Redundancy is effective, because it is less
likely that more than one copy of a subcircuit/signal will be upset at the same time.
A voter circuit selects the “correct” value of the output by selecting the output of the
majority of the circuit/signal copies (see figures 2.17 and 2.18).
Figure 2.17: Spatial Redundancy [10]
Figure 2.18: Example of Temporal Redundancy, A Temporal Latch [10]
Redundancy can be either spatial or temporal. Spatial redundancy creates three
or more copies of the same circuit (see figure 2.17). Temporal redundancy, on the other
hand, creates copies of the signal, each with a varying delay. One example of temporal
redundancy, a temporal latch, is shown in figure 2.18. Another example would be a
guard gate. Spatial redundancy, of course, comes with a significant cost to area, and
temporal redundancy can reduce maximum circuit speed.
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As mentioned in section 2.6.2.3, multiple node upsets (MBU’s)are much more
likely in the smaller technologies. Note that, especially in SRAM’s where transistors
are tightly packed, MBU’s can reduce the effectiveness of redundancy techniques if
the redundant latches are not separated [26].
All of the SEE hardening techniques come at a cost of speed or area. These
costs can be minimized by only hardening critical nodes in the circuit, or at least
by hardening the others less. An interesting application of this selective hardening
technique is found in [32] where the author uses the gate sizing method. Here, he
suggests only increasing the size of gates at sensitive nodes.
2.9 Guard Rings
Guard rings are traditionally used for preventing latchup and noise isolation.
Latchup is caused by voltage disturbances in a well or substrate. These disturbances
turn on parasitic bipolar junction transistors (BJT’s)in the material. Latchup can be
prevented with a well tap, bar, or ring. A well/substrate tap is a spot of diffusion that
connects the well/substrate to a power source. This helps to stabilize the potential of
the well/substrate. It acts as a sink to bleed off unwanted voltage and charge. This
in turn prevents latchup and reduces noise at the sensitive node in the well/substrate.
Since these taps, bars, and rings protect a node from outside noise sources, they are
also called guard taps, bars, and rings.
Guard taps with greater area and closer distance to the transistor provide greater
protection [27]. Therefore, guard taps are often extended into a strip, called bars.
For the best protection, they are completely extended into rings (or bands) around a
transistor (see figure 2.19). A guard ring maximizes the protection of a transitor by
increasing the total area of the guard tap while maintaining the minimum distance to
the transistor. Increasing the width of the ring also increases protection, because this
27
Figure 2.19: Guard Rings Around Inverter PMOS & NMOS Transistors [34]
increases the resistance between the noise source and the transistor [35]. However,
the benefit of greater width does diminish after a point [36].3
For low radiation environments, guard taps (along with standard processing
techniques) are usually all that is needed to prevent latchup in the standard cells
[37]. For increased latchup protection, guard bars are placed between the NMOS
and PMOS transitors. I/O pads, on the other hand, are completely surrounded with
guard rings, because they are vulnerable to latchup caused by voltage swings from
outside sources [37]. Guard rings are also useful in mixed signal circuits where analog
parts need to be shielded from substrate noise caused by digital circuits [35, 36].
3Most substrate noise flows near the surface of the substrate where the guard ring can mitigate
it, though some can flow under the guard ring [35, 36].
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Figure 2.20: SET Cross Section
2.9.1 Guard Rings in RHBD. In RHBD, guard rings are mainly used to
reduce bipolar amplification, which is only of concern for devices in a well.4 In an
n-well process, this would be with PMOS devices. A guard ring mitigates bipolar
amplification at the hit node. A guard ring around a neighboring node also prevents
bipolar amplification caused by charge sharing.
A guard ring mitigates bipolar amplification in a well by lowering resistance
from the well to the source. The desire is to reduce both vertical and horizontal
resistance (see figure 2.20). Vertical resistance to the guard ring can be minimized by
increasing its area.5 However, after a certain point the horizontal resistance begins
to dominate [27]. Horizontal resistance can also be minimized by moving the guard
ring as close as possible to the transistor.6
Unfortunately, with smaller technologies, guard rings become less effective at
reducing bipolar amplification. This is because of decreasing channel width (which
4Bipolar amplification is only a significant problem in a well, because the well constrains the
deposited charge [27]. For transistors without a well, the main charge collection mechanisms at a
hit node are drift and diffusion, not bipolar amplification. Also, for charge sharing, the main charge
collection is diffusion [33]. [26] found that in a 130-nm process, the guard ring around an NMOS
device (with no well) gave only some mitigation on the charge sharing. And, [38] found that in a
90-nm process, the guard ring around an NMOS device gave essentially no benefit for mitigating
charge sharing.
5This at least is true in a shallow trench isolation (STI) process. If there is a desire to test guard
ring widths, [36] demonstrates a way that a guard ring’s effective width can be switched during
operation.
6Note that it is also suggested that the guard rings use high-density well contacts [34].
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increases bipolar gain) and the smaller-sized guard ring [27]. The smaller-sized guard
ring could be counteracted by re-sizing it. However, of course, this would lead to even
larger spacing between the transistors. Also, the increased bipolar amplification would
still be a problem. Even though minimum-sized guard rings were probably used, [26]
demonstrates that in a 130-nm process n-well, the guard ring is very effective in
mitigating bipolar amplification caused by charge sharing between two PMOS devices.
However, [38] demonstrates that in a 90-nm process n-well, the guard ring is somewhat
effective, but does not remove all of the collected charge.
Guard rings need to be used in conjunction with other RHBD methods. Guard
rings reduce, but do not totally remove, the amount of collected charge from bipolar
amplification. By extension then, guard rings also reduce the SET pulse width. Other
techniques are still needed to overcome the charge or remove the pulse. Increasing
the size of the NMOS transistor could be used to overcome the collected charge in
the PMOS device [33]. Spatial or temporal redundancy techniques could be used to
remove the pulse. For temporal redundancy, a guard ring would reduce the pulse width
going into the temporal redundancy circuit, which would allow it to run faster [33].
Additionally, charge sharing could be reduced by nodal separation and interdigitation
[26,38,39]. Charge sharing could also be mitigated by putting PMOS transistors into
separate wells (at a cost in area) [40].
In summary, guard rings are placed around PMOS devices in an n-well process
to mitigate SEE’s. In total dose hardening, however, they are placed around the
NMOS transistors (see section 2.8.1).7 In total-dose hardening, a complete guard
ring with no breaks is required to keep potential leakage from getting in through an
opening. This means polysilicon cannot be allowed to cross a guard ring as this would
cause a break (see figure 2.19) [10].8
7This is because NMOS transistors are susceptible to the threshold shifts caused by total dose. In
this case, the guard ring stops the creation of a parasitic NMOS transistor channel between similar
diffusions.
8Note that for total dose hardening, sometimes more than one transistor can be enclosed by a
guard ring [10, 41].
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2.9.2 Guard Ring Costs. A guard ring around a transistor means there
can be no shared diffusion. This costs area and at least a slight addition to diffusion
capacitance [37]. The width of the guard bars/rings above and below NMOS and
PMOS transistors can also add to the cell height. Thus, the main cost of guard rings
is added area.
2.10 Measuring Ion Energy
Ion energy is measured in terms of millions of electron volts (MeV). Ion hits
in IC’s, on the other hand, generally are measured in terms of linear energy transfer
(LET). LET is a measure of an ion’s energy deposited per travelled distance in a
given material. Its units are MeV cm2/mg. The LET of space ions range from
a few hundredths to almost 100 MeV cm2/mg. The higher LET particles are less
common [24, 34, 42]. Lower LET energies (e.g. 9.74 to 58.6 MeV cm2/mg) can also
be used to represent typical neutron-generated particles [20, 38].
2.11 Testing Circuits for SET’s
Circuits destined for the space environment are typically tested with heavy ions
generated by a particle accelerator [42]. This is a form of accelerated testing. Laser
testing can also be used to test a circuit. It focuses on the sensitivity of a particular
node, and is not random like heavy ion testing. It is also much cheaper [43]. Total-dose
testing, on the other hand, is often done with a Cobalt-60 source [44].
In heavy-ion testing, the ions strike the circuit in a random pattern, similar to
a shotgun pattern. To characterize a cell for SET pulse widths, a test circuit should
have large numbers of the same cell arranged in chains. This increases the likelihood
of a cell being hit [45]. The SET pulse is then propagated through the chain.
A few different methods can be used to measure the width of the pulse. One has
latches distributed along the target chain [46]. Another has a pulse capture circuit
31
with latches at the output of the target circuit [45]. Test results in [34] and [47] could
be used as test benchmarks if one were doing guard ring SET testing.
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III. Implementation
Several versions of the DSSM were synthesized up to the place-and-route (PAR)level. First, eight versions were synthesized with a typical characterization corner.
Next, one of the 16-input-bit designs was synthesized for two more characterization
corners. (One of these was compared to the radiation-hardened version.) A piped
version of the 24-bit design was also synthesized to test for speed gain. Power, timing,
and area were estimated, where possible. Key aspects of the implementation were
that the design was parameterizable and the synthesis, simulation, and analysis were
automated. In this chapter, we look at the implementation details and steps.
3.1 DSSM Design Modules
Figure 3.1: Top Level Module - DSSM
The DSSM was composed of a digital Hilbert filter and “mixer” module (which
is actually an SSM). The Hilbert filter created the in-phase (I) and quadrature (Q)
signals. The mixer module used these signals to create a digital sideband. The entire
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circuit was preceded by a multiplexer to allow switching between an ADC input or
the output of the Hilbert register.
3.1.1 Input Multiplexer. The input multiplexer was designed for testing.
One port was for direct input from an ADC. The other could be connected to an
external DRFM memory. However, in this thesis the second input was connected to
the output of the Hilbert register as in [1]. This was because the chip in [1] did not
have space for more I/O pads.
Figure 3.2: A 101-Tap FIR Hilbert Filter
3.1.2 Hilbert Filter. The HDL for the Hilbert filter was structured as a
direct-form FIR filter. The number of taps for the test cases were odd. The number
of multipliers were not reduced in the HDL code as mentioned in 2.4.1. As in [1], the
Hilbert coefficients were only windowed with a rectangular window function. There-
fore, we should expect a ripple in the output. Optimization of the multipliers and
adders were left up to the design synthesizer.
The number of taps were varied in some of the designs. The coefficient bit
width was kept the same as the input bit width for all of the designs except one
(DRFM 16 14 101 256).
[48] developed and tested Hilbert and DSSM HDL code to compensate for
amplitude and phase error between the I and Q signals. That work was not completed
or available at the time of the work of this thesis. Therefore, some of those errors
may still stand uncorrected here. [1] roughly matched the magnitudes of I an Q by
artificially amplifying the Q signal with a bit shift. That “trick” was maintained for
these designs since the same code was used.
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Figure 3.3: Mixer Module
3.1.3 Mixer. The “mixer” module is shown in figure 3.3. A ROM wrapper
was used as a subcomponent for controlling the ROM’s. The address for the ROM’s
were clocked on the falling edge of the clock. The address setup circuitry was the
only part that functioned on the falling edge of the clock.
Figure 3.4: Direct Digital Synthesis (DDS) in ROM Wrapper
A high speed ROM for each wave, sine and cosine, was created using the vendor’s
software ROM generator (see figure 3.4). The vendor ROM’s had a 512 minimum
word size. Therefore, part of the vendor ROM’s went unused for ROM sizes that
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were smaller than 512. Each ROM stored a quarter of the wave. Using two extra
address bits from the counter, a control circuit in the ROM wrapper constructed the
full waves.
DDS Freq. =
(Fc in)(Fs)
(4)(ROM size)
(3.1)
Equation 3.1 can be used to calculate the frequency from the DDS, where Fs
stands for the clock frequency and ROM size stands for the number of words in the
ROM. The input factor, Fc in, determined the increment between the samples in the
ROM (between 1 and ROM size/2 - 1). 1
In the rad-hard design in [1], there was some concern whether the ROM’s in
the structured ASIC would work. Therefore, [1] created an extra selectable ROM for
each wave as a backup. These backup ROM’s were not included in this thesis.
The multipliers in the mixer used Wallace tree multipliers (WTM’s) designed
by Thomas Pemberton [1]. These were created using Pemberton’s generator. The
adder and subtractor were coded separately and left to the compiler to implement.
The output multiplexer was used to select between the addition and subtraction for
sideband selection.
3.2 DSSM (DRFM) Inputs and Outputs
The following are the inputs and outputs of the DSSM and the nomenclature
used. In the HDL code, the I/O names were preceded by a “P” if it was a module
port. Since this design was meant for a DRFM, the DSSM is called a DRFM in the
design files throughout.
Inputs:
ADC IN: Test input
1The range of Fc in should have been from 1 to ROM size. It was limited to just under half that
because of an error in the mixer VHDL code. The code used a signed library, and the Fc in term
added to the address should have had two zeros concatenated to the front of it, which it did not.
This has been corrected in the mixer code in appendix A.
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IE IN: Input enable for the I/O pads
CLK IN: Clock input
MUX S: Select for ADC IN or Hilbert register output
RST IN: Reset for Fc counter
Fc IN: Determines center/shift frequency
ADD SUB SEL: Sideband select
Outputs:
MUX OUT: Output of first MUX (test port)
HIL Q OUT: Hilbert quadrature output (test port)
ROM COS OUT: Cosine output (test port)
DRFM OUT: Final output
3.2.1 Input and Output (I/O) Pads. The designs had I/O pads for every
bit of the inputs and outputs. In the HDL code, pads were named starting with the
letter “G”. The rad-hard design in [1] had an extra input pad for a ROM select. One
pad space was kept open (blank) in this thesis to keep the designs comparable for
number of pads.
There were also I/O pads for pad power (GDVDD & GDVSS) and core circuit
power (GVDD & GVSS). For the 16-bit designs, the ratio of estimated power to total
number of core power pads was kept approximately the same as in the RHBD design
for its estimated power (∼19mW/pair). This led to three pairs of core power pads
for the 16-bit designs. The RHBD design had an equal number of pad power pads
and core power pads. This was not clear at the time of choosing, so two pairs of
pad power pads were chosen. (The 512 ROM design did have a third pair of power
pads since there was extra space created by the need for another address pin). These
power pad numbers were approximately halved for the 8-bit design (two pair of core
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and one pair of power pads) and doubled for the 24-bit design (seven pair of core and
four pair of power pads).
3.3 Design and File Naming Convention
Figure 3.5: Design and File Naming Convention
As shown in figure 3.5, the designs and associated files and directories were
named based on the parameters used. This made it easy to organize the designs and
files and to reference them in the scripts.
3.4 Hardware Description Language (HDL)
VHDL is the language of choice for the Automation Design and Test Laboratory
at Wright State University. It was also the language of existing code that we had from
others’ previous work with the Hilbert filter and test bench and the language used by
Pemberton in [1]. Therefore, it was also the HDL of choice for the modules in this
thesis.
3.5 Pre-Testing
The DSSM design was originally tested on an FPGA development board (XilinxR©
Virtex II Pro) in the lab by Pemberton [1]. The author of this paper gained familiar-
ity with the FPGA implementation and its results by working alongside Pemberton
for some of the process. The VHDL code used for the FPGA was modified by each
author for implementation of the respective ASIC designs.
3.6 Software Tools
Simulations were done with Cadence NCSIM 6.11 and its GUI, SimVision 6.11.
The HDL code was synthesized with Cadence EncounterR© RTL Compiler 6.2. The
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RTL Compiler generated netlist was laid out and routed using the Cadence Encounter
family of tools (First EncounterR© 6.2, Power Planner/ViaGen 6.2, NanoRouteTM 6.2,
and the GUI, SoC EncounterTM RTL to GDS Implementation Solution 6.2). Finally,
the frequency analysis and DSSM models were done with MATLABR© 7.8 R2009a.
3.7 Design Flow
Figure 3.6: Design Flow
As shown in figure 3.6, a generally standard design flow was followed. The order
of some steps could be varied. The design steps are described next.
3.7.1 Design File Generatioin. Some of the VHDL files were automati-
cally generated with software created by Thomas Pemberton [1]. The lib, vclef, and
behavioral Verilog files for the ROM’s were generated with the vendor’s software. Re-
maining VHDL files were created from existing design files. A template and script
was created for generating the various top-level VHDL files.
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Figure 3.7: Cadence SimVisionR© 6.11 Output
3.7.2 RTL-Code Simulation. Simulations were automated with a script
described in section 3.13.3 and a test bench. NCSIMR© usually was run without the
SimVisionR© GUI. However, the GUI was used during early simulations when the
VHDL code was being debugged and for probing particular signal values. The test
bench created sampled sine waves for the input and saved the input and output data
in files for use later in MATLABR©.
3.7.3 RTL Synthesis. The RTL code was synthesized using a script that
is described in section 3.13.1. The optimization effort was set to “high” and the
carry-save adder optimization effort was set to “high.” The script did not need the
EncounterR© graphical user interface (GUI) to run, and the GUI generally was not
used. (However, it could be used to view the schematic.) The timing target given
was 100 MHz. Reports for estimated power and timing from the synthesis were saved
in a directory for later use.
3.7.4 Gate-Level Netlist Simulation. The gate-level netlist produced by
RTL Compiler was simulated. This simulation used the same script as the RTL-code
simulation. Clock speed limits of each design were found by decreasing the period in 5
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ns increments from some upper value until timing violations occurred (see test bench
in appendix B). The netlist was then retested for a full cycle at the last “clean” speed.
If it also produced violations, it was run again at the next higher 5-ns increment.
As mentioned later in section 4.6, the 24-bit case was the slowest design case
with a maximum operating frequency of at least 16 MHz. Therefore, to keep all of
the designs on the same scale, the simulation clock had to be around 16 MHz for all
designs. An Fc factor of 50 was chosen for the 256-word ROM designs. Therefore,
the clock frequency was chosen to be 15.36 MHz to give a convenient shift frequency
of 0.75 MHz. This means the usable frequency band was half that at 7.68 MHz.
Next, the netlist was simulated with a sweep of input frequencies from 0.75 to
6.75 MHz at 0.15 MHz intervals for a total of 41 frequencies. Input frequencies below
0.75 and above 6.75 MHz were left out to give a better average SFDR. All designs
were simulated in the upper sideband (USB) mode for the frequency sweeps. The
pre-synthesized RTL code was also simulated for all the same input frequencies for
comparison.
First EncounterR© also produced a netlist after the place and route (PAR) step.
For one or more designs, the post-PAR netlist single-frequency simulation gave a
similar timing limitation and the same SFDR as the post-RTL-Compiler netlist single-
frequency simulation. Therefore, to save time, simulations were only done using the
netlist produced by RTL Compiler.
3.7.5 Layout and Routing. The layout and routing step used a script that is
described in section 3.13.2. Again, the SoC Encounter GUI was not needed to run the
script but was useful for viewing the results. See figures 3.8 through 3.11 for example
results of the layout steps. The script accomplished: a floor plan, placement, power
routing, clock tree insertion, network routing, cell fill, save design, and design checks
and verification, in that order. The save step produced a DEF file which could be
used at the final physical layout step in a program like Cadence Virtuoso R©. This final
physical layout step was not taken, and GDSII files were not generated.
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Figure 3.8: SoC EncounterR© After Floor Plan
Figure 3.9: SoC EncounterR© After Placement
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Figure 3.10: SoC EncounterR© After Power Routing
Figure 3.11: SoC EncounterR© After Clock and Signal Routing
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Notice in figure 3.9 that the total circuit cell areas for the designs were much
smaller than the minimum chip and core areas allowed by I/O pad constraints. There-
fore, the design chip areas were solely determined by the number of I/O pads. The
result is that the chip and core areas were set and did not need to be changed after
cell placement and routing.
First EncounterR© reported chip, core, standard-cell, and ROM-macro areas in
it’s summary report. Of course, the chip and core areas were pre-determined by the
I/O and command files. Total cell area was calculated by subtracting the filler cell
area from the total standard cell area and adding the ROM macro areas. This area
did not include the ROM power rings and halos. Percent of core area utilized was
calculated by dividing this total cell area by the core area. Estimated timing data for
worst slack was obtained from the post-PAR timing analysis report.
3.7.6 Frequency Analysis. MATLABR© m-files were used to analyze output
data generated by both the simulation and a mathematical model of the circuit. The
designs were then compared for output and SFDR for various parameters. A compar-
ison was also made between the HDL-code simulation, gate-level netlist simulation,
and the MATLABR© model for each design. (See appendix D for the MATLABR©
scripts.)
3.8 Technology Files
The standard cells and ROM macros were taken from a non-hardened com-
mercial CMOS 90-nm process with eight metal layers. The vendor ROM’s would
ultimately be implemented with programmable vias. We used the via technology im-
plementation as it was the only choice available. Though via programmable ROM’s
are not the most compact choice, they have the benefit of being able to make last
minute changes to ROM data without changing the design layout.
The standard cell vendor provided behavioral Verilog (.v) files for simulation
as well as timing (.lib) and layout (.lef) files for synthesis and layout. The vendor
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ROM software generator also created behavioral Verilog (.v), timing (.lib), and layout
(.vclef) files. The lib, lef, and vclef files were referenced by both the RTL Compiler
and First EncounterR© software.
3.8.1 Characterization Corners. Characterization corners were chosen from
the technology lib files for the standard cells, I/O cells, and ROM macros. For the
eight-design comparisions listed in section 3.10, typical characterization corners were
used, i.e. typical NMOS, typical PMOS (tt), with 1.20V voltage source and 25 chip
temperature. One design, DRFM 16 14 101 256, was also created with two more
characterization corners: fast PMOS fast NMOS (ff) at 1.32V and 125, and slow
PMOS slow NMOS (ss) at 1.08V and 125. The three design corners were then
compared with each other. The worst case of these three (ss corner) was also compared
with the rad-hard version of the circuit described in [1] (see section 3.14).
3.8.2 Transistor Threshold and RC Values. All designs used a regular
threshold voltage (rvt) in their library files. The I/O lef file, however, was labeled as
being for high threshold (hvt).
The RC lef file noted that it used worst-case RC interconnect models from the
foundry. Therefore, as also noted in the lef file, the post-PAR timing results should
be assumed to be very conservative.
3.9 File Directory Structure
Figure 3.12: File Directory Structure
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A directory structure, shown in figure 3.12, was devised to compartmentalize the
design steps. This top-level directory had separate directories for source files, gener-
ated files using Pemberton’s generators, vendor-generated ROM files, technology (.lib,
.lef, and Verilog) files, RTL compiler files, place and route files, and simulation files
(src, gen, rom, [technology files], rc, enc, and sim, respectively). The source directory
(./src) had some of the design modules, namely: the top-level DRFM files, the mixer
file, and ROM wrapper files. The generator directory (./gen) had a components file,
the VHDL generators provided by Thomas Pemberton, and the resulting generated
files.
The vendor ROM directory (./rom) had separate directories created for each
bit and ROM size with the associated generated files placed in each. The technology
directory (./[techn. name]) had the layout and timing files for the standard cells
and I/O pads. The RTL Compiler directory (./rc) had the script file and directories
created for each design’s reports. The First EncounterR© directory (./enc) had the
command script file and directories for the resulting layout and report files. The
simulation directory (./sim) had the simulation script file and separate directories for
the results from each design.
3.10 Test Cases and Metrics
There were eight different parameter variations implemented. Table 3.1 lists
each combination of input bit widths, filter coefficient bit widths, number of filter
taps, and number of ROM words.
All of the cases, except one, had Hilbert coefficient bit widths the same as the
input. All of the ROM bit widths (not shown) were the same as the input bit widths.
As mentioned in section 3.8.1, the DRFM 16 14 101 256 was also implemented
with two extra characterization corners. To test speed improvement via piping, a
second 24-bit case was also synthesized with the Hilbert filter multipliers piped.
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I/O Bit Width Coeff Bit Width No. of Taps ROM Size
8 8 101 256
16 14 101 256
16 16 101 256
16 16 33 256
16 16 153 256
16 16 101 128
16 16 101 512
24 24 101 256
Table 3.1: Test Cases
The timing target was 100 MHz. After implementation of the designs, we
summarized power, delay, critical path, and area using the generated reports. As
described in section 3.13.4, the simulated outputs were also measured for spur-free
dynamic range (SFDR)for a sweep of 41 input frequencies. The results are compared
in chapter 4.
3.11 HDL Files
Each of the major modules in the hierarchy were in separate HDL files (see
appendix A). The DSSM (called DRFM in the files) was the top-level file. Then there
were: the mixer, the ROM wrapper, the ROM’s, and the Wallace tree multiplier files.
The DRFM top-level code, mixer code, and ROM-wrapper code were developed
from the code used for FPGA testing in [1] and from discussions with Thomas Pem-
berton. Code for the Hilbert filter, Wallace tree multiplier, and ROM bit file were
obtained from generators developed by Pemberton. The code for the Hilbert filter
generator and the test bench, in turn, were derived from existing code used in other
research in the laboratory.
3.11.1 Parameterization of the HDL Files. The DSSM (called DRFM in the
files) was fully parameterizable in terms of: input bit width, Hilbert filter coefficient
bit width, number of filter taps, and number of ROM words. The first step in a
parameter change(s) was to create new source files.
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Files for some to all modules needed to be recreated for each new parameter
combination. First, a new file was always made for the top-level DRFM. This was
generated with a template file and UNIX-shell script (with nested Perl commands).
The Hilbert filter, ROM files, and WTM files were also made with file generators.
New files for the ROM wrapper were created from copies of old files in a text editor.
The mixer file never needed to be changed for new parameters. Next, what needed
to be changed in the files for each parameter change is described.
For changing the number of input bits, the generic values were automatically
changed in the new DRFM module using the DRFM generator. The Hilbert files
received no changes. However, all new ROM files and Wallace tree multiplier files
were generated. Of course, the accompanying files for the vendor ROM’s (.lib and
.vclef) were generated as well.
To change the Hilbert filter’s coefficient bit width or number of taps, a new
Hilbert file was generated, and a new DRFM file was made with the DRFM generator.
To change the ROM size, new ROM files were generated. A new ROM wrapper
file was also made, because there were changes in the number of address bits assigned
to zero (‘0’) in the vendor ROM.2 A new DRFM file was also made with the DRFM
generator.
To summarize, there were multiple versions of the module files for the test cases.
There were three of the Wallace tree files (for each bit size); five of each ROM and
associated files (for each bit size and ROM length combination); six of the Hilbert
filter (for each number of taps and coefficient bit size combination); three of the ROM
wrapper (for each ROM length); one of the mixer; and ten top-level DRFM’s (for all
the designs).
2Some address bits got assigned to zero, because usually the whole vendor ROM was not used.
This was because the vendor ROM generator had a minimum number of words of 512. If the ROM
length was less than 512, dummy data was appended to the data file to make it 512 words long.
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Note that ROM bit widths were always chosen to be the same as the input bit
widths. Likewise, the bit width of the cosine output port was the same as the ROM
bit width.
3.12 VHDL Test Bench Files
The VHDL top-level test bench was adapted from an existing (Hilbert filter)
test bench and made into a template (see appendix B). The template was copied by
the simulation UNIX-shell script, which inserted the appropriate names and variable
values (via Perl commands) for each simulation. The test bench created a single-
tone sine wave, which it quantized like a comparator-based ADC where each value
was “floored” to the next lowest quantization value. The test bench could save up to
seven output data files for: the input data, the output of the input-MUX, the Q-signal
from the Hilbert filter, the cosine signal from the ROM, the DRFM output, a general
parameter listing, and a parameter file to be read into MATLABR©. T
One vendor ROM behavioral code was also tested with its own test bench to
confirm operation. The Wallace tree multiplier generator also generated it’s own test
bench for testing it.
3.13 Automation of Design Flow
The design synthesis and simulations in this thesis were automated with script
files (see appendix C). Script files were used for RTL Compiler, First EncounterR©,
NCSIM, and the MATLABR© analysis. The first three scripts were modified from files
received from Dr. J. Marty Emmert. The MATLABR© m-file for frequency analysis
was modified from a file created by Thomas Pemberton.
Parameter and library variables were placed at the top of the scripts where they
could easily be changed. In turn, entity names and file suffixes in the scripts were
built using the variables. As mentioned in section 3.9, a directory structure to store
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the various designs was devised, based on the top-level entity names. References to
the files and directories were coded with the variables in the scripts.
3.13.1 RTL Compiler Script. There was a starter UNIX-shell script which
launched RTL Compiler and called the command script. The command script syn-
thesized all RTL code into a Verilog netlist (see appendix C). The netlist and config-
uration files were saved to the design file folder (./des files) in the First EncounterR©
directory (./enc).
The reports for estimated power, delay, and area were saved to a folder with the
design name in the RTL Compiler directory (./rc). Multiple designs could be syn-
thesized sequentially and/or simultaneously by making copies of the script, updating
the variables, and running them with another shell script. The log files were moved
to the report directories manually.
3.13.2 First Encounter R© Script. As with RTL Compiler, there was a starter
UNIX-shell script to start First EncounterR© and call the command script. The com-
mand script was revised from an example script provided by Dr. J. Marty Emmert
(see appendix C). The script was made up of seven sub-scripts which were retained.
In the order used, the sub-scripts were for: floorplanning, placement, power place and
routing, network routing, clock tree insertion, adding filler cells, and checking and
verifying. (There was another subscript for metal fill that was not used, because the
designs were not being sent out for fabrication.) These scripts were then concatenated
into one script, “build all.cmd.”
For each design, the design name needed to be changed at the top of the script.
One of three floor plans also had to be selected. This was because the number of I/O
would vary and change the size of the design. The floorplans not used were commented
out. As mentioned below in 3.13.2.1, there were also two supporting design files that
were created.
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The design was saved at the end of each sub-script. This allowed for the process
to be interrupted, if needed, without losing the results of previous steps. It also
meant, subsequent steps could be changed, if desired, without having to recreate
the previous steps. To continue the process, completed steps in the script could be
deleted, a restore-design command uncommented, and the script rerun. This division
of scripts also allowed the order to easily be changed, where appropriate.
As with RTL Compiler, multiple designs could be synthesized sequentially and/or
simultaneously. As the working directory for synthesis was the main First EncounterR©
directory, some files that were not directed to a design folder and the log file needed
to be manually moved to the appropriate design folder after synthesis.
3.13.2.1 First Encounter R© Design Files. Besides the technology files,
First EncounterR© had four input design files. They were all text files: the Verilog (.v)
netlist from RTL Compiler, a timing file (.sdc) from RTL Compiler, an I/O file (.io)
created by hand, and a configuration file (.conf). All four of these files were kept in
a separate directory called ”des files.”
The I/O file listed each I/O port in order, each pad location, and each pad
name. New I/O files were created from old ones and named based on input bit width
and ROM size. If the I/O changed, the contents of the I/O file were changed. Of
course, the port names had to match the port names in the technology and top-level
DRFM file. The number of power pads were also kept comparable to the number
proportionally used in the comparison rad-hard circuit in [1] (see appendix C).
The configuration file was also a script file of sorts and was read in by one of
the first commands in the First EncounterR© command script. Again, new files were
created from old ones and were given the same name as the design. As in the other
scripts, the configuration file had parameter variables at the top of the file that could
simply be changed for the new design (see appendix C).
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3.13.3 Simulation Script. There was a UNIX-shell script for simulation (see
appendix C). The simulation script copied a template test bench and inserted the ap-
propriate names and variable values for simulation. It also created a design directory
where up to seven output data files were saved (see section 3.12). The appropriate
design files were then compiled and elaborated, and the design was simulated.
3.13.4 MATLAB R© Scripts. MATLABR© was used to analyze the data output
from the simulation files in the frequency domain using a fast Fourier transform
(see appendix C). An m-file script was built from a core script written by Thomas
Pemberton (see appendix D). The script read in the simulation parameters and output
data, plotted the frequency spectrums for all the input frequencies (see figure 3.13),
plotted the output versus input frequency sweep, plotted the spur-free dynamic range
(SFDR) versus input frequency sweep, saved the frequency sweep data, and plotted
a sample input frequency in the time domain.
Figure 3.13 shows an example frequency response plot of an 8-bit DSSM netlist
for an input frequency of 6.30 MHz and shift frequency of 0.75 MHz. The red peaks
in the frequency plots were the input frequency components. The blue peaks were
the output frequency components. Input and output peaks were not relative to each
other but were only calculated relative to themselves. Both were calculated in dBc
(decibels in reference to the carrier, i.e. in reference to the maximum peak). As shown
in figure 13(b), at each input frequency, SFDR was measured (in dBc) between the
maximum output peak (at 0 dBc) and the highest spur. The mean average SFDR was
calculated for each design model by averaging the SFDR for all 41 input frequencies.
When selected, the script also generated and plotted its own mathematical
model of the design. This could be compared to the simulated data. As will be seen
in sections 4.9.1 and 4.9.2, a second script plotted all three models for each design for
DRFM frequency response and SFDR (again, see appendix D).
As in the other scripts, parameters for the MATLABR© analyses were placed at
the top of the scripts where they could easily be changed. However, the simulation
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parameters were automatically set by the input file “drfm param MATLAB.txt”. For
the mathematical model, to plot signals other than DRFM OUT, a line could be
uncommented further down in the script.
3.13.4.1 Mathematical Model of the DSSM. The HDL code for the
DSSM was modeled mathematically in MATLABR© for functional verification (see
appendix D). The math model used the same equation for the input signal as the
test bench. It used equation 2.7 for calculating the coefficients. It convolved the
coefficients and the input to calculate Q. I and Q were calculated with more samples
than needed. I and Q were then truncated in such a way that I had the appropriate
shift relative to Q. The address for the ROM was generated using the Fc factor and
the modulus operator. The DDS cosine and sine values were then calculated directly
with the address as an argument. Mixing was done with multiplication and summing
with addition. Finally, all calculated values were quantized via a quantizer object
with word length equal to the number of input bits and fraction length equal to the
number of input bits minus one.
3.14 Rad-Hard Circuit Comparison
The DSSM circuit was also implemented by Thomas Pemberton, in a 90-nm
RHBD structured ASIC [1]. The structured ASIC used programmable via. It was
radiation hardened for: total dose, SET’s, single event latchup (SEL) in memory,
and perhaps other effects. One of the RHBD methods used in the technology was
temporal latches [49].
One version of the DSSM in [1] was sent for manufacturing. This thesis synthe-
sized a DSSM with the same parameters in the non-hardened technology for compar-
ison. The synthesis and simulations for both DSSM’s (up to place and route) were
then compared for power, timing, area, and chip utilization. Note, however, that
the RHBD structured ASIC in [1] had not been characterized for delay or power.
Therefore, the delay and power models in its library were only estimates.
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The exact code in [1] was not used in this thesis. However, the HDL was made
as close as possible to that used in [1] through the reuse of code used in FPGA testing
and through personal conversations.
The parameters for the two comparison circuits were: 16 input bits, 14 coefficient
bits, and a 256-word ROM. Pemberton’s process corner was designed at what was
considered a worst case at 1.08V supply voltage and 125 chip temperature. Since it
was a worst case, this paper assumed that his process corner was: slow NMOS, slow
PMOS (ss). Thus, our test case for comparison used: ss, 1.08V, and 125.
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IV. Results and Analysis
In this chapter, results are summarized for power, timing, area, layout, SFDR, andfrequency response. To show detail, the frequency response plots are zoomed in
to a peak-to-peak range of about 0.7 dBc or less. This means the ripple is not as
dramatic as it may appear. Since the behavioral files provided by the vendors for the
standard cells and ROM’s used generic values (e.g. 1 ns) for its delays, the simulation
timing results are not considered to be absolutely accurate. However, they provided a
relative comparison between the designs. As mentioned in section 3.7.5, cell area was
calculated as the total of the standard cell areas and ROM macro areas, not including
the power rings or halos around the ROM’s. All values in the summary tables were
derived from the EDA tools, simulations, and frequency analyses.
Section 4.1 first summarizes the results for the non-hardened versus radiation
hardened DSSM comparison. These two designs are compared for power, timing,
area, and chip utilization. Next, sections 4.2 through 4.5 summarize the results of
varying four design parameters (I/O bit width, coefficient bit width, number of filter
taps, and ROM size) with one section given for each parameter. These designs were
all synthesized at a typical characterization corner. Each parameter’s section sum-
marizes results for power, timing, area, and SFDR. Section 4.6 then summarizes all
the parameter variations and gives the critical paths.
Section 4.8 shows the results of not piping versus piping the Hilbert filter mul-
tipliers in the DRFM 24 24 101 256. Then, section 4.7 shows the results of using
three different characterization corners (slow, typical, and fast with varying operating
conditions) in the DRFM 16 14 101 256. Both of these sections summarize results
for power, timing, area, SFDR, and critical path.
Again, as mentioned in section 3.7.5 and as demonstrated in figure 4.1, the total
circuit cell areas for the designs were much smaller than the minimum core and chip
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Figure 4.1: Layout for DRFM 16 14 101 256
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areas allowed by I/O pad constraints. Therefore, the design chip areas were solely
determined by the number of I/O pads.
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Figure 4.2 shows a sample FFT plot for the 8-bit DSSM design. Ideally, the
DSSM’s lower sideband would always be suppressed below the noise floor. Unfortu-
nately, for many input frequencies, like in this figure, it was not. For the eight-bit
I/O case, the lower sideband was the highest spur for about half of the input frequen-
cies. For the 16 and 24-bit I/O designs, the lower sideband was the highest spur the
majority of the time. Section 4.9 discusses this further.
4.1 Rad-Hard Comparison
The 90-nm RHBD ASIC technology libraries had not been characterized for
power or delay. Therefore, the power and timing values are only estimates. Just
going by these estimates, the rad-hard circuit utilized 577% as much power as the
non-hardened version as seen in table 4.1. The RHBD design had its timing analyzed
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Non-Hardened ASIC RHBD Struc’d ASIC
RTL Compiler Power 48.5 mW 328.5 mW
Post-PAR Timing 59 MHz 80 MHz
Post-PAR STA - 76 MHz
Chip Area 5,044,516 µm2 11,225,872 µm2
Core Utilization 5.4% -
DFF Utilization - 64.7%
Table 4.1: Rad-Hard Comparison
by two different programs giving two results for timing. The post-PAR timing results
for the RHBD design were about 30% higher than for the non-hardened design.
Chip area of the RHBD design was 123% higher than the non-hardened version.
The RHBD chip size was predetermined. On the other hand, the non-hardened chip
size was solely determined by the number of I/O pads. One reason the non-hardened
chip was smaller was because it had less power pads due to its lower power needs. An-
other reason was because it did not have any rad-hard specific I/O pins, of which the
RHBD had a few. If the RHBD power estimate is off significantly, the non-hardened
area would change, because the number of power pads would change. However, this
would only be expected to change slightly as all the other I/O pads would still remain
the same.
The RHBD design’s goal was to use as much of the chip area as possible. There-
fore, if DFF utilization were equivalent to area utilization, the RHBD circuit utilized
64.7% of its available area. On the other hand, the non-hardened version used only
5.4% of its available area (not counting the spacing between the cells, or ROM-macro
power rings and halos). This was because the non-hardened design was I/O pad con-
strained, and its goal was to match the RHBD design. The two circuits were not
compared for SFDR. However, since both designs used the same architecture, the
SFDR is expected to be very similar.
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8 8 101 256 16 16 101 256 24 24 101 256
RTL Power (mW) 22.0 59.0 111.8
Max Sim (MHz) 33 25 16
RTL Cmplr (MHz) 110 116 105
Post-PAR (MHz) 117 110 68
Cell Area (µm2) 68,156 161,155 310,421
Core Area (µm2) 818,880 2,916,991 7,059,224
Core Utilization 8.3% 5.5% 4.4%
Chip Area (µm2) 2,082,249 5,044,516 10,208,025
Mean SFDR (dBc) 37.7 45.5 45.5
Table 4.2: Results for 8, 16, and 24 I/O Bit Widths
4.2 I/O Bits Comparison (8, 16, and 24)
As seen in table 4.2, increasing I/O bits led to increasing area and power. In-
creasing the I/O bits by 100% from eight to sixteen bits increased the switching power
by 168%. Increasing the bits again by 50%, increased the power by 89%.
From eight to sixteen bits, PAR timing decreased by 6%. From sixteen to
twenty-four bits, PAR timing decreased more dramatically by 38%.
From eight to sixteen bits, cell area increased by 136%. (Chip area increased
by 142%.) From sixteen to twenty-four bits, cell area increased by 93%. (Chip area
increased by 102%.)
From eight to sixteen bits, average SFDR increased by about 8 dBc. However,
SFDR stayed the same for the sixteen and twenty-four bit designs (see also figure
4.3).
As seen in figure 4.4, the ripple was the greatest in the frequency response for
the eight bit design. Whereas, for the sixteen and twenty-four bit designs, the ripple
stayed the same. Though not to scale, the layouts can be seen in figure 4.5.
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(a) DRFM 8 8 101 256 (b) DRFM 16 16 101 256
(c) DRFM 24 24 101 256
Figure 4.5: Layouts for 8, 16, and 24 Input Bits (not to scale)
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4.3 Coefficient Bits Comparison (14 and 16)
16 14 101 256 16 16 101 256
RTL Power (mW) 55.0 59.0
Max Sim (MHz) 25 25
RTL Cmplr (MHz) 116 116
Post-PAR (MHz) 114 110
Cell Area (µm2) 152,856 161,155
Core Area (µm2) 2,916,991 2,916,991
Core Utilization 5.2% 5.5%
Chip Area (µm2) 5,044,516 5,044,516
Mean SFDR (dBc) 45.5 45.5
Table 4.3: Results for 14- and 16-bit Filter Coefficients
As seen in table 4.3, a two-bit increase in coefficient bit width (from 14 to 16
bits) gave about a 5% increase in cell area and 7% increase in power. Post-PAR
timing decreased by 3.5%. Average SFDR and frequency response remained almost
exactly the same (see figures 4.6 and 4.7). The layouts are shown in figure 4.8.
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Figure 4.8: Layouts for 14 and 16 Coefficient Bits
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4.4 Filter Taps Comparison (33, 101, and 153)
16 16 33 256 16 16 101 256 16 16 153 256
RTL Power (mW) 44.5 59.0 70.2
Max Sim (MHz) 25 25 25
RTL Cmplr (MHz) 116 116 116
Post-PAR (MHz) 109 110 97
Cell Area (µm2) 108,841 161,155 197,385
Core Area (µm2) 2,916,991 2,916,991 2,916,991
Core Utilization 3.7% 5.5% 6.8%
Chip Area (µm2) 5,044,516 5,044,516 5,044,516
Mean SFDR (dBc) 37.3 45.5 48.6
Table 4.4: Results for 33, 101, and 153 Filter Taps
As seen in table 4.4, increasing the number of filter taps by 206% (by 68 taps
from 33 to 101) added about 33% power consumption. Increasing the taps again by
51% (by 52 taps from 101 to 153) added 19% power consumption.
From 33 to 101 taps, PAR timing stayed approximately the same. From 101 to
153 taps, PAR timing decreased by 12%.
From 33 to 101 taps, circuit area increased by 61%. From 101 to 153 taps, it
increased by 26%.
From 33 to 101 taps, average SFDR increased by about 8 dB. From 101 to 153
taps, it increased by 3 dB (see also figure 4.9). As seen in figure 4.10, more taps gave
smaller peaks in the frequency response. Layouts are shown in figure 4.11 (not to
scale as the 153-tap design is actually larger by one pin on each side).
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Figure 4.9: SFDR for 33, 101, and 153 Filter Taps (dBc)
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(a) DRFM 16 16 33 256 (b) DRFM 16 16 101 256
(c) DRFM 16 16 153 256
Figure 4.11: Layouts for 33, 101, and 153 Filter Taps (not to scale)
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4.5 ROM Size Comparison (128, 256, and 512)
16 16 101 128 16 16 101 256 16 16 101 512
RTL Power (mW) 56.6 59.0 60.0
Max Sim (MHz) 25 25 25
RTL Cmplr (MHz) 120 116 107
Post-PAR (MHz) 106 110 105
Cell Area (µm2) 161,101 161,155 161,250
Core Area (µm2) 2,916,991 2,916,991 3,171,676
Core Utilization 5.5% 5.5% 5.5%
Chip Area (µm2) 5,044,516 5,044,516 5,377,761
Mean SFDR (dBc) 43.8 45.5 46.5
Table 4.5: Results for 128, 256, and 512 ROM Words
As mentioned in section 3.1.3, for designs with the same bit width, the ROM
size did not change, because 512 was the minimum number of words for the ROM
generator. However, for each ROM size chosen, the address line increased by one
bit. As seen in table 4.5, between the 128 ROM and 256 ROM, estimated power
consumption did increase by 2.4%. Between the 256 and 512 ROM’s, it increased by
1.7%.
From 128 to 256 ROM, PAR timing improved by about 4%. However, from the
256 to 512 ROM, PAR timing was back down at 105 MHz.
Circuit area did not change between designs. However, chip area changed for
the 512 ROM, because pins were added.
Between the 128 and 256-word ROM’s and 256 and 512-word ROM’s, average
SFDR increased by about 1.7 and 1.0 dBc, respectively (see also figure 4.12). As
seen in figure 4.13, the frequency response was almost exactly the same for all three
designs. The layouts can be seen in figure 4.14.
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Figure 4.12: SFDR for 128, 256, and 512 ROM Words (dBc)
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Figure 4.13: Freq. Response for 128, 256, and 512 ROM Words (dBc)
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(a) DRFM 16 16 101 128 (b) DRFM 16 16 101 256
(c) DRFM 16 16 101 512
Figure 4.14: Layouts for 128, 256, and 512 ROM Words (not to scale)
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4.6 Summary of Design Parameter Variations (at a typical corner)
8 8 101 256 16 16 33 256 16 14 101 256 16 16 101 128
RTL Power (mW) 22.0 44.5 55.0 56.6
Max Sim (MHz) 33 25 25 25
RTL Cmplr (MHz) 110 116 116 120
Post-PAR (MHz) 117 109 114 106
Cell Area (µm2) 68,156 108,841 152,856 161,101
Core Area (µm2) 818,880 2,916,991 2,916,991 2,916,991
Core Utilization 8.3% 3.7% 5.2% 5.5%
Chip Area (µm2) 2,082,249 5,044,516 5,044,516 5,044,516
Mean SFDR (dBc) 38 37 45 44
Table 4.6: Results Summary by Increasing Power (part 1 of 2)
1616 101 256 1616 101 512 1616 153 256 2424 101 256
RTL Power (mW) 59.0 60.0 70.2 111.8
Max Sim (MHz) 25 25 25 16
RTL Cmplr (MHz) 116 107 116 105
Post-PAR (MHz) 110 105 97 68
Cell Area (µm2) 161,155 161,250 197,385 310,421
Core Area (µm2) 2,916,991 3,171,676 2,916,991 7,059,224
Core Utilization 5.5% 5.5% 6.8% 5.5%
Chip Area (µm2) 5,044,516 5,377,761 5,044,516 10,208,025
Ckt Area (µm2) 276,000 276,000 348,000 563,000
Mean SFDR (dBc) 46 46 49 46
Table 4.6: Results Summary by Increasing Power (part 2 of 2)
RTL Compiler Post-PAR
Crit. Path Crit. Path
8 8 101 256 ROM address ROM address
16 16 33 256 ROM Address Qtr Wave Address
16 14 101 256 ROM address Hilbert Filter
16 16 101 128 ROM Address Qtr Wave Address
16 16 101 256 ROM Address Hilbert Filter
16 16 101 512 ROM Address Hilbert Filter
16 16 153 256 ROM Address Hilbert Filter
24 24 101 256 Hilbert Filter Hilbert Filter
Table 4.7: Critical Paths for All Designs
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4.6.1 Power. All eight designs in table 4.6 are listed in order of increasing
estimated switching power. The designs with higher bit widths, greater number of
taps, and larger ROM sizes had higher estimated switching powers.
4.6.2 Timing. RTL Compiler timing reports at this typical characterization
corner for all eight designs in table 4.6 showed positive slack and met the specification
of 100 MHz. However, the post-place-and-route (post-PAR) timing analysis was below
the specification (100 MHz) for the 153-tap and 24-input-bit designs. The 8-bit design
gave the best post-PAR timing results (117 MHz) and the 24-bit design gave the worst
(68 MHz). Later, in section 4.7, it will be seen that DRFM 16 14 101 256 also did
not meet the timing specification for a worst-case corner.
As mentioned earlier, the timing values in the behavioral files for the standard
cells and ROM’s were considered to be very rough estimates. Therefore, the simulation
timing results are also considered to be very rough estimates. The 8-bit design was
the best at 33 MHz, and the 24-bit design was the worst at 16 MHz. All of the 16-bit
designs ran up to 25 MHz.
4.6.2.1 Critical Paths. Locations of the critical paths are given in table
4.7. The first column gives the RTL Compiler’s estimate of the critical path and the
second column gives the estimate for post-PAR. The RTL compiler synthesized the
Hilbert multipliers and adders into a carry-save adder tree and a final adder. Since
the Hilbert filter had a long chain of gates (about 33 gates in one 16-bit design), it
would be expected to be the critical path for all design cases. However, as seen in the
table, the critical paths in the reports varied.
For most of the designs, RTL Compiler reported the critical path in the setup
of the ROM address from the Fc-input to an address register (this path included a
few adders). This was a critical path partly because the address line only had half a
period to propagate. This was because the address was setup on the falling edge of
the clock but clocked into the ROM on the rising edge. The inputs to the DSSM, also,
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were mistakenly not registered. (This has been fixed in the mixer code in appendix
A.) Therefore, the delays of the input enable (IE) and Fc in pads were added to the
path.
Most of the post-PAR critical paths reported were in the Hilbert filter (from
an input register within the filter to an output register). However, this was not the
case for the 33-tap design where the Hilbert filter was smaller. It also was not the
case for the 128-word ROM. The post-PAR critical paths for the 33-tap and 128-word
ROM designs were in the quarter wave address setup. Again, this path only had half
a period to propagate. However, there was only one main gate in the path, a MUX
just before the input address to the ROM. RTL Compiler chose a MUX with a drive
strength of only x1, and it had a large gate delay (e.g. 2.404 ns). The output of this
MUX also was not registered before the ROM address port. (This has been fixed in
the ROM wrapper code in appendix A.) Clock tree buffers also added some delay.
4.6.3 Area. All of the design chip areas were constrained by the number of
I/O pads required. Therefore, for the designs in table 4.6, core utilization was only
about 4-8% depending on the design. The 8-bit design had the highest utilization as
it had the least amount of pins required. The 33-tap design had the lowest utilization,
because it had the least area in the Hilbert filter.
As seen in table 4.6, the designs with the highest number of input bits and taps
(24 bits and 153 taps) had the greatest cell area. The designs with lowest number of
input bits and taps (8 bits and 33 taps) had the least cell area. The different ROM
sizes, however, did not significantly contribute to a change in cell area, because the
area of the ROM’s stayed the same size for all designs with the same input bit width.
This was because the generator had a minimum size of 512 words.
4.6.4 SFDR. The greater variation in the designs occurred in the SFDR.
As can be seen in figures 4.3 and 4.15, the 16- and 24-bit 101-tap DSSM’s followed a
similar SFDR path. The larger ROM’s gave a higher peak. The 8-bit DSSM had a
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lower and more level SFDR. The 33 and 153-tap DSSM show a more variable SFDR
than the others. Although, the 8-bit shows a little variation as well (see figure 4.15).
4.6.5 Frequency Response. As can be seen in figure 4.16, the 33-tap response
has the largest peaks of all the frequency responses. Its peak also diminishes over the
sweep. It should be remembered, however, that the graph is only showing a small
peak-to-peak range of about 0.7 dBc.
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4.7 Three Process Corners Comparison (ss, tt, and ff)
ss 1p08v 125c tt 1p20v 25c ff 1p32v 125c
RTL Power (mW) 48.5 55.0 66.0
Max Sim (MHz) 25 25 25
RTL Cmplr (MHz) 100 116 133
Post-PAR (MHz) 59 114 135
Cell Area (µm2) 158,463 152,856 152,587
Core Area (µm2) 2,916,991 2,916,991 2,916,991
Core Utilization 5.4% 5.2% 5.2%
Chip Area (µm2) 5,044,516 5,044,516 5,044,516
Mean SFDR (dBc) 45.5 45.5 45.5
Table 4.8: Results for Slow, Typical, and Fast Corners
RTL Compiler PAR
Crit. Path Crit. Path
ss 1.32v 125c Hilbert Filter Qtr Wave Address
tt 1p20v 25c ROM address Hilbert Filter
ff 1p08v 125c ROM Address Qtr Wave Address
Table 4.9: Critical Paths for Slow, Typical, and Fast Corners
Results for DRFM 16 14 101 256 are summarized in table 4.8 for slow, typical,
and fast corners. Note that the operating temperatures for the slow and fast corners
were higher than the typical corner. Therefore, the slow and fast cases would be
expected to be a little slower than they would be at a lower temperature. Also, note
that the operating voltages varied.
The operating voltage for the slow case (1.08V) was 10% lower than the typical
case, and it’s power consumption was about 12% lower than the typical design. The
operating voltage for the fast case (1.32V) was 10% higher than the typical case
(1.20V), and it’s power consumption was 20% higher.
Post-PAR timing for the slow design was 48% slower than the typical design.
Post-PAR timing for the fast design was 18% faster than the typical design. The
unequal temperature operating temperatures may help to explain the unequal timing
losses and gains that the slow and fast corners made from the typical corner, respec-
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tively. As seen in table 4.9 the critical paths again varied between the same three
locations as in section 4.6.2.1.
The areas for all three corner designs were about the same with the slow design
taking the most area. With the slow corner, the synthesis tool may have created
more area in its attempt to meet the timing specification. Average SFDR’s for all
three corners were the same. As can be seen in figures 4.18 and 4.17, the frequency
response and SFDR at each of the input frequencies for all of the corners were exactly
the same.
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(a) DRFM 16 14 101 256 ss 1p08v 125c (b) DRFM 16 14 101 256 tt 1p20 25c
(c) DRFM 16 14 101 256 ff 1p32v 125c
Figure 4.19: Layouts for Three Characterization Corners
79
4.8 Piped Hilbert Filter Comparison (24-bit)
Unpiped Piped
RTL Power (mW) 111.8 89.5
Post-PAR (MHz) 68 85
Cell Area (µm2) 310,421 346,759
Table 4.10: Results for DRFM 24 24 101 256, Unpiped and Piped
RTL Compiler PAR
Crit. Path Crit. Path
Unpiped Hilbert Filter Hilbert Filter
Piped ROM Address Qtr Wave Address
Table 4.11: Critical Paths for DRFM 24 24 101 256, Unpiped and Piped
Table 4.10 compares the results for a DRFM 24 24 101 256 without and with
piped Hilbert filter multipliers. The 24-bit design was chosen to test the effect of
piping the Hilbert multipliers since it was the only design which had the Hilbert filter
as the critical path in both the RTL Compiler and post-PAR reports. The switching
power estimate for the piped design was 20% less. It’s PAR timing was about 25%
faster. As seen in table 4.11, the critical path for the piped design was no longer
the Hilbert filter. However, it required 12% more cell area. Average SFDR’s were
essentially the same. As shown in figures 4.21 and 4.20, frequency response and SFDR
for the unpiped and piped Hilbert filter were almost exactly the same.
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Figure 4.20: SFDR for Unpiped Vs. Piped Hilbert Filter (dBc)
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Figure 4.21: Freq. Response for Unpiped Vs. Piped Hilbert Filter(dBc)
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(a) DRFM 24 24 101 256 Unpiped (b) DRFM 24 24 101 256 Piped
Figure 4.22: Layouts for DRFM 24 24 101 256, Unpiped and Piped
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4.9 Time and Frequency Analysis
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Figure 4.23: FFT of Cosine in DRFM 16 16 101 256; Fc = 0.75 MHz
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Figure 5.23(a) shows an FFT of the cosine signal from the DRFM 16 16 101 256
gate-level netlist. Here, the cosine had harmonic spurs. This is expected since the
address increment of 50 for the ROM in the simulations was not a multiple of the
ROM size of 256. Figure 5.23(b) shows the the cosine wave from the mathematical
model of the design. It did not have the same harmonic spurs, and its highest spur
was about 42 dBc lower than that for the gate-level netlist.
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Figure 4.24: DSSM Input Vs. Output for DRFM 16 14 101 256
As can be seen in figures 4.24 and 4.25, the DSSM gate-level netlist simulated
as designed. First, figure 4.24 shows the time-domain plots for the DSSM input and
output with an input frequency of 0.75 Mhz and shift frequency of 0.75 MHz. The
output shows about a 75% reduction in peak-to-peak amplitude from the input. Next,
figure 4.25 shows the frequency spectrums of the signals. The output frequency was
at 1.5 MHz as expected.
Usually, for the single-frequency plots, the input and output signals were plotted
on one plot. For example, see figure 4.26. In the plots, the leftmost peak (at 0 dBc and
shown in red) was the input signal and the rightmost peak (also at 0 dBc and in blue)
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Figure 4.25: FFT of DSSM Input and Output from Figure 4.24
Input Freq. = 0.75 MHz, Fc = 0.75 MHz, Fout = 1.5 MHz
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was the output signal. (Note that the signal peak dBc measurements were in reference
to themselves and not to each other.) Each design had every input/output signal pair
plotted for all 41 input frequencies. Figures 4.26 through 4.28 show samples of the
plots for 8, 16, and 24 I/O bit DRFM gate-level netlists. It can be seen here that the
lower sideband varies. The highest spurs in these plots are discussed in section 4.9.1.
86
0 0.959 1.919 2.879 3.839 4.799 5.759 6.719 7.679
−80
−70
−60
−50
−40
−30
−20
−10
0
10
X: 4.95e+006
Y: 0
DRFM_8_8_101_256_syn [Fs=15359999 Hz; Fc=750000 Hz; USB]
Output Frequency (MHz)
D
R
F
M
_O
U
T
 (
dB
c)
X: 7.5e+005
Y: −40.22
(a) Fin=4.2 MHz, Fout=4.95 MHz
0 0.959 1.919 2.879 3.839 4.799 5.759 6.719 7.679
−80
−70
−60
−50
−40
−30
−20
−10
0
10
X: 5.1e+006
Y: 0
DRFM_8_8_101_256_syn [Fs=15359999 Hz; Fc=750000 Hz; USB]
Output Frequency (MHz)
D
R
F
M
_O
U
T
 (
dB
c)
X: 7.5e+005
Y: −40.18
X: 3.6e+006
Y: −46.27
(b) Fin=4.35 MHz, Fout=5.10 MHz
0 0.959 1.919 2.879 3.839 4.799 5.759 6.719 7.679
−80
−70
−60
−50
−40
−30
−20
−10
0
10
X: 5.25e+006
Y: 0
DRFM_8_8_101_256_syn [Fs=15359999 Hz; Fc=750000 Hz; USB]
Output Frequency (MHz)
D
R
F
M
_O
U
T
 (
dB
c)
X: 3.75e+006
Y: −42
X: 7.5e+005
Y: −39.42
(c) Fin=4.5 MHz, Fout=5.25 MHz
0 0.959 1.919 2.879 3.839 4.799 5.759 6.719 7.679
−80
−70
−60
−50
−40
−30
−20
−10
0
10
X: 3.9e+006
Y: −35.43
DRFM_8_8_101_256_syn [Fs=15359999 Hz; Fc=750000 Hz; USB]
Output Frequency (MHz)
D
R
F
M
_O
U
T
 (
dB
c)
X: 5.4e+006
Y: 0
X: 7.5e+005
Y: −39.66
(d) Fin=4.65 MHz, Fout=5.40 MHz
Figure 4.26: FFT of DRFM 8 8 101 256; Fc =0.75 MHz
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Figure 4.27: Single-Input Freq. Response for DRFM 16 16 101 256; Fc =0.75 MHz
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Figure 4.28: FFT of DRFM 24 24 101 256; Fc =0.75 MHz
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Figure 4.29: SFDR for 101-Tap Design Models (dBc)
4.9.1 SFDR Plots of Models. Figures 4.29 and 4.30 show plots of SFDR for
three models of each design: an RTL-code model, a gate-level netlist model, and a
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Figure 4.30: SFDR for 33-/153-Tap Design Models (dBc)
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Figure 4.31: SFDR Closeup of DRFM 8 8 101 256 Models (dBc)
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Figure 4.32: SFDR Closeup of DRFM 16 16 101 256 Models (dBc)
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Figure 4.33: SFDR Closeup of DRFM 16 16 153 256 Models (dBc)
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mathematical model. Larger plots of select designs are shown in figures 4.31 through
4.33. The RTL-code and netlist data for these plots came from the test bench, which
saved it when it ran the simulations. The math-model data, on the other hand,
was generated and saved by MATLABR©. As seen in the plots, the RTL-code and
gate-level netlist simulations followed each other closely. The math model’s SFDR,
however, tended to be a little higher than the others and departed greatly near one
frequency for the 16 and 24-bit I/O designs.
For the 8-bit design’s gate-level netlist plots, the highest spur was the DSSM’s
lower sideband 20 times out of 41. For the other 21 input frequencies, the highest spur
was at 0.75 MHz, which was the same frequency as the shift frequency. Figure 4.26,
mentioned earlier, shows examples of these spurs at four different input frequencies.
The varying lower sideband can be seen in these plots. The spur at 0.75 MHz did not
vary more than 3 dBc over the sweep. However, the lower sideband spur varied by
as much as 9.8 dBc. The 8-bit design’s math model similarly had the lower sideband
as the highest spur for 24 of the 41 input frequencies. However, for 15 of the other
17 input frequencies, the highest spur occurred at the input frequency, and only 2
occurred at the shift frequency.
For the 101-tap designs with 16 and 24 I/O bits, the gate-level netlist plots had
the largest spur at the lower sideband until approximately where the plots level off (see
figure 4.29). The sloping portions of these plots are indicative of the lower sideband
slowly getting smaller or larger, respectively from left to right. That means a smaller
sideband gave larger SFDR. The level portions of the plots are where the highest
spur became 2.25 MHz below the input frequency. Both of these spurs can be seen
in the single-input-frequency plots for a 16-bit design in figure 4.27 . Here, the lower
sideband has begun to dominate again around 3.9 MHz. Figure 4.28 shows similar
examples for the 24-bit design. Here, the lower sideband has begun to dominate again
around 4.05 MHz.
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For the 33-tap design, the gate-level netlist plot had the lower sideband as the
largest spur except at 3.6 MHz. Here, the largest spur was again at 2.25 MHz below
the input frequency . For the 153-tap design, the gate-level netlist plot had the lower
sideband as the largest spur, except between 3 and 5.7 MHz. Here, the highest spur
was at 2.25 MHz below the input frequency for 9 out of the 19 input frequencies.
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Figure 4.34: FFT of Math Model for DRFM 16 16 153 256
at Input Frequency 4.8 MHz
For the 16 and 24-bit designs in figures 4.29 and 4.30, all the math-model SFDR
plots also gradually came to a peak because of the gradual suppression of the lower
sideband. However, there was no large spur in the frequency spectrum at 2.25 MHz
below the input frequency to take over the SFDR, and there was no leveling off in
the SFDR plots. The highest spur in the frequency spectrum was always the lower
sideband except at 4.8 MHz input frequency in the 153-tap math model. Here, the
lower sideband got suppressed far enough (to -103.2 dBc) that a spur located at the
input frequency (4.8 MHz) and -93.68 dBc was now the highest (see figure 4.34).
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Spurs were not checked for the RTL-code simulations. However, they were
assumed to be similar to those for the RTL code since the SFDR plots were very close
for the both of them.
In summary, for all the design gate-level netlists, the second dominant spur was
at 2.25 MHz below the input frequency. 2.25 MHz is a multiple of 0.75 Hz, and the
cosine wave had harmonics. Also, the math-model simulation did not have harmonics
in its cosine wave, and this spur did not appear in the math model. Therefore, this
spur is most likely due to the DDS’s harmonics.
4.9.2 Frequency Response Plots of Models. Frequency responses were also
plotted for all three models of the designs. They are shown in figures 4.35 and 4.36.
Larger plots of select designs are also shown in figures 4.37 through 4.39. The RTL
and gate-level netlist simulation responses were very close. The math model also
followed roughly the same frequency response path, although, again, it was a little
higher.
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Figure 4.35: Freq. Response for 101-Tap Design Models (dBc)
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Figure 4.36: Freq. Response for 33-/153-Tap Design Models (dBc)
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Figure 4.37: Freq. Response Closeup of DRFM 8 8 101 256 Models (dBc)
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Figure 4.38: Freq. Response Closeup of DRFM 16 16 101 256 Models (dBc)
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Figure 4.39: Freq. Response Closeup of DRFM 16 16 33 256 Models (dBc)
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V. Conclusions and Future Work
5.1 Rad-Hard Comparison
RHBD normally has area and power penalties. Although, the RHBD technology
had not been characterized for power (or delay), a 580% power penalty still was very
high. If the estimate was too conservative by 20%, the power penalty would still be
about 440%. Nevertheless, it is recommended that another comparison be made after
the RHBD technology is characterized for power and delay to give a more reliable
comparison.
The non-hardened design was not constrained to a fixed area or to a limited
number of flip flops as in the RHBD design. However, since the non-hardened design
area was constrained by the number of I/O pads, the two designs were somewhat
comparable for area. There was no data for total circuit area in the RHBD design.
Therefore, total circuit area could not be directly compared.
Aside from RHBD, a structured ASIC may have its own area and power penal-
ties. For a future non-hardened vs. RHBD comparison, it would be ideal to have
both circuits use standard cells or structured ASIC’s.
5.2 Parameters
There were four different parameters in the test cases for the DSSM: input bits,
coefficient bits, number of filter taps, and ROM size. The findings and conclusions on
the parameter variations are summarized below.
5.2.1 Input Bits. First, less input bits mean faster clock speeds. However,
more bits lead to greater SFDR. Of course, more bits also means greater area and
more power consumption. If the goal was not to increase area for radiation testing, the
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fewest number of input bits could be chosen that still gives the minimum acceptable
SFDR [6]. This would give the greatest speed for SFDR.
5.2.2 Coefficient Bits. For a 16-input-bit, 101-tap, 256-ROM DSSM, going
from 14 to 16 coefficient bits gives less than an 8% increase in area, power, and delay
with essentially no change to SFDR. Again, if maximum area were not a concern,
for the conditions given, the 14-bit coefficients could be used. However, for other pa-
rameter variations, coefficient bit variations and costs should be tested or calculated.
Also, if the lower sideband were better suppressed, the SFDR might change more.
5.2.3 Number of Taps. A greater number of filter taps gives a higher average
SFDR. As expected, it also has less ripple in the frequency response. Though not
tested here, the frequency response should also have a wider bandwidth with sharper
transitions. Of course, the cost of more taps is greater area and power. Again, if
maximimum area were not the goal, the fewest number of taps needed to give the
desired SFDR could be chosen.
5.2.4 ROM Size. For 16 input bits and 101 taps, increasing ROM size
increases the maximum SFDR for a select range of input frequencies. This is because
a second spur is most likely due to harmonics in the DDS sine and cosine. A larger
ROM gives greater resolution and should produce less harmonics. The same ROM size
with varying numbers of address lines does slightly change power consumption. Since
there is a minimum ROM size of 512, all of it should be used to get the maximum
resolution and SFDR out of it. The cost is only a slight increase in power.
5.3 Area and Power
More bits, taps, and larger ROM give a higher SFDR. More bits and taps also
lead to greater area and power. Power and area increase somewhat proportionally.
The area was limited by the large number of I/O pins. These could be reduced
by multiplexing the inputs and outputs. However, this is not recommended as it
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would reduce speed. Some of the test outputs may not be needed either, though
perhaps they could be accessed through a scan chain.
5.4 Timing
A dense circuit area was a higher goal than speed in this thesis and [1]. Normally,
DRFM’s need to be wideband and thus fast. A couple ways to increase the speed
of the DSSM would be, as already mentioned, to reduce the input bits and/or to
channelize the inputs. Of course, fixing and improving the critical paths outside the
Hilbert filter will improve the timing results slightly for the designs that had critical
paths outside the Hilbert filter.
5.5 Critical Paths
If the critical path is the Hilbert filter, it can be improved by piping between
its multipliers and adders. The ROM address setup path will be improved with the
corrected top-level VHDL code in appendix A that registers the input signals. To
reduce the delay in the quarter-wave select path, it’s MUX could manually be resized
in the netlist to one with greater drive strength. The output of the MUX should also
be registered. The ROM wrapper code in appendix A has been changed to reflect
this also. Registering may help improve this path.
5.6 SFDR
In this thesis, SFDR is most often limited by the lower sideband, the suppression
of which varies depending on the input frequency. This is believed to be due to poor
balance in the I and Q signals in the Hilbert Filter. H. Scott Axtell has worked
on solving this problem in his master’s thesis [48]. Axtell’s work was not available
at the time of this thesis. The DSSM behavioral code in Appendix A could be re-
implemented with Axtell’s improvements to see what difference it will make in the
spurs.
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For the 16 and 24-bit designs, another dominant spur is at 2.25 MHz below the
input frequency. As already mentioned, this is most likely due to a DDS harmonic.
Increasing ROM size increases DDS resolution and reduces this spur. Therefore, for
these bit sizes, the largest ROM size needed to meet SFDR specification should be
chosen, if possible.
In the 8-bit design, the other dominant spur is at 0.75 MHz. Reducing this
spur was not investigated. If this spur limits SFDR specifications, then larger I/O bit
width may be needed.
5.7 Math Model
The math model of the cosine wave did not have the harmonics that were present
in the gate-level netlist simulations. This suggests that the model was not an accurate
representation. This could be recoded to provide a closer comparison.
5.8 Hilbert Filter and Mixer
The Hilbert HDL code that was used had a multiplier for every coefficient. Since
the Hilbert Filter is anti-symmetric and linear phase, it only needs half the amount
of multipliers. (The absolute value of the first half of the coefficients and the second
half are the same.) Again, if the goal was not to maximize circuit area, it could be
reduced by using half the multipliers [16].
As mentioned, the Hilbert filter coefficients were not windowed. This caused
ripples in the frequency response. The coefficients should be windowed to remove the
ripples. Also, if needed, we saw the Hilbert filter can be sped up with piping the
multipliers.
The output of the mixer circuit used two adders (one to add, one to subtract).
Again, if area was not being maximized, these could be coded so they are combined
into one selectable adder/subtracter.
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The ROM macros in this project had a chip enable and extra timing margin
adjustment (EMA) pins on them. The chip enable was hard-wired “on” since the
ROM was always in use. The EMA could be wired to I/O pads, if desired. Although,
this would add more pad area.
5.9 VHDL Code Fixes
The fixes that have been made to the VHDL code in appendix A are as follows.
In the top-level code, the inputs have now been registered. In the mixer code, Fc in
has been bit extended by two bits for the address counter. Also in the mixer code,
Rom cos out now has a registered version of cos, which it did not before. Finally, in
the ROM wrapper, the address has been registered right before the ROM.
5.10 Characterization Corners
As can be seen in our timing results for the three corner versions, character-
ization corners make a big difference in timing. If synthesizing to a corner, it can
even affect area. Normally, when fabrication is the goal, all characterization corners
of concern should be tested before fabrication.
5.11 Parameterization
Having parameters in the scripts made it easy to change values. Not much is
suggested for changing the parameterization variables in the scripts or VHDL files.
The ROM and cosine-output bit width generics, which were not used, could be re-
moved.
5.12 Automation
The same designs were resynthesized a few times using part or all of the same
scripts. This proves the usefulness of scripts in the automation process.
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When changing the parameters, the greatest work is upfront in creating new
source files (module HDL files and supporting ROM files). If desired, at least the
VHDL file generation part could be streamlined even further with a central C/C++
program to take care of generating all of the files.
5.13 Automation Caveats
Automation is a time-saver. However, the design still needs to be double
checked, and some parts of the design may need hands-on adjustments and over-
sight. For example, for at least one design iteration, there were some dangling power
rails in one or more designs caused by a ROM macro. And, this was not noticed right
away. Likewise, one may want to view multiple design placement suggestions before
choosing one in the placement process. Of course, input files and floorplan sizes need
to be checked for each design before synthesis as well. With all of that said, scripts
are still useful for all points in the design where involvement is not needed.
The file naming convention and file organization are key in the automation
process. The scripts should be set up for design names that include all parameter
variations. Otherwise, resynthesizing a design with the same name but a different
parameter (like a piped Hilbert filter) can end up writing over the files for the old
design. This suggests that it would be a good idea to backup some of the designs files
periodically, although this can take up a lot of disk space.
5.14 Timing Characterization of Behavioral Files
The simulation speed limitations were not considered accurate as the I/O, stan-
dard cell, and ROM Verilog behavioral files only had default timing values (e.g. 1.0
ns). If greater timing accuracy is desired in the simulations, these values could be
updated. This would have to be done by simulating some or all of the cells in an
analog simulator such as that found in Cadence Virtuoso R©, finding the rise and fall
times, and entering them back into the Verilog files.
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5.15 Next Steps for Fabrication
If these circuits were to be fabricated, they would need a few changes. First of
all, there were a limited number of voltage supply pads on the non-hardened circuits
in order to be comparable to the RHBD circuit. For manufacture, the number of these
pads might need to be increased. (This will increase area.) Also, the placement grid
of the design was not on a manufacturing grid. If the circuit needs to be conformed
to a manufacturing grid, this should be done. The chip may also need to conform to
a standard chip size. If there are dangling power rails, as mentioned in section 5.13,
they could also be fixed. Finally, adding metal fill would need to be added to our
layout process.
After these changes, the design would be imported into a physical layout pro-
gram like Cadence Virtuoso R©. Here, the design could be extracted and a SPICE
Simulation run on at least part of the circuit. The SPICE simulation will give a more
accurate analysis of the timing. It also possibly could be used to get a post-PAR
power estimate. After all of the appropriate steps in the final layout phase, the design
could be converted to a GDS II format and sent for tapeout.
5.16 Radiation Testing the Non-hardened DSSM
The non-hardened DSSM could be tested for total-dose effects in a Cobalt-60
test as in [1]. It could also tested for single-event effects (i.e. soft error rates) through
heavy-ion tests. However, it might be hard to characterize the soft error rates in
the logic as parts of the circuit could be masked [32]. If it were desired to test the
technology used for SET pulse widths for given LET’s, each gate should be tested
separately. As mentioned in section 2.11, this could be done by placing multiple copies
of one type of gate in a chain (to create a target) and placing a SET pulse capture
circuit at its output.
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5.17 Future Guard Ring Design
Guard rings and their effectiveness for RHBD were explored in chapter 2. A
guard ring’s minimum width scales down with technology. If the minimum width is
used, there is less charge mitigation. One could offset this loss by maintaining the
same width, but this would, of course, cost more relative area. Also, it is not certain
what percentage of charge mitigation is lost due to this versus due to the increased
bipolar amplification.
To reduce the well resistance between the guard ring and the diffusion, the ring
should be as close as possible to the diffusion (as allowed by design rules) [27]. Of
course, ideally there would be a guard ring around each transistor to mitigate the
charge sharing and parasitic effects [26, 27]. However, this is not always practical
as the cost in area may be too high. This extra area could be minimized by only
selectively hardening critical nodes [32]. One or more algorithms have been proposed
for finding the sensitivity of each node [32, 33].
For best results, it is suggested that the guard rings use high-density well con-
tacts [34]. Greater ring widths are also better. However, as mentioned in section 2.9,
the benefit diminishes after a certain point [27, 33, 47].
5.18 Radiation Testing Guard Rings
Testing could be done of guard ring design. As already mentioned, guard rings
reduce in effectiveness for decreasing technologies due to shrinking minimum widths
and increased bipolar amplification. Improvement of charge mitigation just based on
increasing guard ring widths could be tested in a particular technology by testing for
SET pulse widths. This could be done by creating multiple target circuits made of
chains of inverters, each chain using a different guard ring width. On the other hand,
there could just be a few target circuits with switchable ring widths as done in [36].
However, it first should be confirmed what research there is, if any, on what percentage
of the loss in guard ring effectiveness is due to the increased bipolar amplification.
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Appendix A. VHDL Code and Top-Level Generator
A.1 DRFM Top-Level Template
[ Names o f Vendor ’ s I /O Pads have been removed ]
−−DRFMNInum COEFFnum TAPnum ROMnum. vhd
−−DRFM INP COEFF TAP ROM. vhd
−− The DRFM* . vhd i s f u l l y parameter i zab l e (NI ,NC,NCO, & ROM in names r epr . nos . )
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− For changing NI :
−− * Generate new DRFM* . vhd f i l e i n . / s r c with new NI ,NC, & NCO values
−− ( use s c r i p t . / s r c /DRFM gen)
−− * Run rom , wtm ( p i p e l i n ed ) , and c l a g ene r a to r s in . / gen with new b i t va lues
−− Rename new f i l e s l i k e t h i s :
−− [ cos / s i n ] Bits NC ROM . vhd , wtm NI NC 1 . vhd , add2 NI NC . vhd , & claNI . vhd
−− ( only the [ cos / s i n ] Bits NC ROM . txt f i l e i s needed from the rom f i l e s )
−− * Generate new vendor ROM f i l e s in . / rom/rom NC ROM ( cr ea t e d i r e c to r y ) :
−− Name the en t i t y e . g . ipcosRom NC ROM
−− * Copy f i l e and update ROM por ts in . / s r c /rom wrapper ROM . vhd
−− and rename to rom wrapper ROM . vhd i f ROM=512 or sma l l e r
−−
−− For changing H i l b e r t c o e f f i c i e n t b i t width or no . o f taps :
−− * Generate H i l b e r t vhdl f i l e i n . / gen d i r e c to r y
−− * Copy f i l e and change H i l b e r t component name in . / s r c /DRFM* . vhd
−−
−− For changing ROM s i z e used or NC:
−− * Generate new DRFM* . vhd f i l e i n . / s r c with new NF value (NF = log2 (ROM) )
−− ( use s c r i p t . / s r c /DRFM gen)
−− * Generate new ROM f i l e s in . / gen and . / rom/rom NC ROM
−− (Modify romBits . txt f i l e s to l ength o f vendor ROM i f l e s s than 512)
−− * Copy f i l e and update ROM por ts f o r . / s r c /rom wrapper ROM . vhd f o r ROM<=512,
−− because the vendor ROM used has a min . s i z e o f 512
−−
−− For changing NCO:
−− * Generate new DRFM* . vhd f i l e i n . / s r c with new NCO value
−− ( use s c r i p t . / s r c /DRFM gen)
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
l i b r a r y i eee , work ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c s i g n e d . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
−− pragma s y n t h e s i s o f f
−−use work . pr im io . a l l ; −− compiled vendor i /o behav iora l package
use i e e e . v i t a l t im i n g . a l l ;
use i e e e . v i t a l p r im i t i v e s . a l l ;
−− pragma syn the s i s on
en t i t y DRFM NInum COEFFnum TAPnum ROMnum i s
g ene r i c (
NF : i n t e g e r := NFnum; −− number o f Fc b i t s = log2 ( num Words in Rom)
NC : i n t e g e r := NCnum; −− number o f s i n e / co s i n e b i t s
NCO : i n t e g e r := NCOnum; −− number o f output co s i n e b i t s
NI : i n t e g e r := NInum −− number o f input b i t s
) ;
port (
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PADC IN : in s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− d i g i t a l input
PIE : in s t d l o g i c ;
−− input enable
PCLK IN : in s t d l o g i c ;
−− g l oba l c l ock
PMUX S : in s t d l o g i c ;
−− s e l e c t ADC IN or ”drfm” memory :
PRST IN : in s t d l o g i c ;
−− g l oba l r e s e t
PADD SUB S : in s t d l o g i c ;
−− s e l e c t lower ( add ) or upper ( subtr ) s ideband
−− add i t i on s h i f t s down ; sub t r a c t i on s h i f t s up
PFc IN : in s t d l o g i c v e c t o r (NF−1 downto 0) ;
−− c t r f r eq s c a l i n g value
PMUXOUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
−−PHIL I OUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
PHIL Q OUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
PROMCOSOUT : out s t d l o g i c v e c t o r (NCO−1 downto 0) ;
−− t e s t point
PDRFMOUT : out s t d l o g i c v e c t o r (NI−1 downto 0)
−− f i n a l output
) ;
end ;
a r c h i t e c t u r e t o p l e v e l o f DRFM NInum COEFFnum TAPnum ROMnum i s
−−wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
−− CORE COMPONENTS:
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
component HILBERT NTTAPnum NCCOEFFnum
gene r i c (
NI : i n t e g e r := NI
) ;
port (
SI : i n s t d l o g i c v e c t o r (NI−1 downto 0) ;
CLK : in s t d l o g i c ;
SD : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
SO : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
regOut : out s t d l o g i c v e c t o r (NI−1 downto 0)
) ;
end component ;
component mixer
g ene r i c (
NF : i n t e g e r := NF; −− number o f addres s b i t s
NC : i n t e g e r := NC; −− number o f s i n e / co s i n e b i t s
NCO : i n t e g e r := NCO; −− number o f output co s i n e b i t s
NI : i n t e g e r := NI −− number o f input b i t s
) ;
port (
r s t , c l k : i n s t d l o g i c ;
add sub s : i n s t d l o g i c ;
Fc : i n s t d l o g i c v e c t o r (NF−1 downto 0) ;
I s i g , Qsig : i n s t d l o g i c v e c t o r (NI−1 downto 0) ;
S f i n a l : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
rom cos out : out s t d l o g i c v e c t o r (NCO−1 downto 0)
) ;
end component ;
−−wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
−− I /O PAD COMPONENTS:
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−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
component [ input pad name ] −−input pad
[ g e n e r i c s here ]
port (
Y: out s t d l o g i c ;
P : in s t d l o g i c ;
IE : in s t d l o g i c
) ;
end component ;
component [ Output Pad Name ] −−output pad
[ g e n e r i c s here ]
port (
P : out s t d l o g i c ;
A: in s t d l o g i c
) ;
end component ;
−−************************************************************************
−− SIGNALS :
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
s i g n a l adc , mem, mx out , sd , so , rcout , S f i n a l
: s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l mx sel ,
r s t ,
add sub : s t d l o g i c ;
s i g n a l f c : s t d l o g i c v e c t o r (NF−1 downto 0) ;
s i g n a l ADC IN : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l IE : s t d l o g i c ;
s i g n a l CLK IN : s t d l o g i c ;
s i g n a l MUX S : s t d l o g i c ;
s i g n a l RST IN : s t d l o g i c ;
s i g n a l ADD SUB S : s t d l o g i c ;
s i g n a l Fc IN : s t d l o g i c v e c t o r (NF−1 downto 0) ;
s i g n a l MUXOUT : s t d l o g i c v e c t o r (NI−1 downto 0) ;
−−s i g n a l HIL I OUT : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l HIL Q OUT : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l ROMCOSOUT : s t d l o g i c v e c t o r (NCO−1 downto 0) ;
s i g n a l DRFMOUT : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l ONE,DVDD,DVSS,VDD,VSS : s t d l o g i c ;
begin
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
−− CORE INSTANTIATIONS:
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
mux : p r o c e s s ( adc , mem, mx sel )
begin
i f mx sel = ’0 ’ then
mx out <= adc ;
e l s e
mx out <= mem; −−Replace mem with an input from memory in an actua l DRFM.
end i f ;
end p r oc e s s mux;
h i l f i l t e r : HILBERT NTTAPnum NCCOEFFnum
port map ( SI=>mx out , CLK=>CLK IN , SD=>sd , SO=>so , regOut=>mem) ;
mix : mixer
g ene r i c map(NF=>NF, NC=>NC, NCO=>NCO, NI=>NI)
port map
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( r s t=>r s t , c l k=>CLK IN , add sub s=>add sub , Fc=>f c ,
I s i g=>sd , Qsig=>so , S f i n a l=>S f i na l , rom cos out=>rcout ) ;
i o p o r t s : p r o c e s s (CLK IN) −− c l ock inputs / outputs
begin
i f CLK IN ’ event and CLK IN= ’1 ’ then
adc <= ADC IN ;
mx sel <= MUX S;
r s t <= RST IN ;
add sub <= ADD SUB S ;
MUXOUT <= mx out ; −− t e s t port
−−HIL I OUT <= sd ; −− t e s t port
HIL Q OUT <= so ; −− t e s t port
ROMCOSOUT <= rcout ; −− t e s t port
DRFMOUT <= S f i n a l ;
end i f ;
end p r oc e s s i o p o r t s ;
f c p o r t : p r o c e s s (CLK IN) −− c l ock f c input on f a l l i n g edge
begin
i f CLK IN ’ event and CLK IN= ’0 ’ then
f c <= Fc IN ;
end i f ;
end p r oc e s s f c p o r t ;
−−PHIL I OUT <= HIL I OUT ;
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
−− I /O PAD INSTANTIATIONS:
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
ONE <= ’ 1 ’ ;
GIE : [ input pad name ] port map (P=>PIE , IE=>ONE,Y=>IE ) ;
GCLK : [ input pad name ] port map (P=>PCLK IN , IE=>IE ,Y=>CLK IN) ;
GMUX S : [ input pad name ] port map (P=>PMUX S, IE=>IE ,Y=>MUX S) ;
GRST IN : [ input pad name ] port map (P=>PRST IN , IE=>IE ,Y=>RST IN) ;
GADD SUB S : [ input pad name ] port map (P=>PADD SUB S, IE=>IE ,Y=>ADD SUB S) ;
gen misc : f o r i i n NI−1 downto 0 generate
GADC IN : [ input pad name ] port map(P=>PADC IN( i ) , IE=>IE ,Y=>ADC IN( i ) ) ;
GMUXOUT : [ Output Pad Name ] port map (A=>MUXOUT( i ) ,P=>PMUXOUT( i ) ) ;
GHIL Q OUT : [ Output Pad Name ] port map (A=>HIL Q OUT( i ) ,P=>PHIL Q OUT( i ) ) ;
GDRFMOUT : [ Output Pad Name ] port map (A=>DRFMOUT( i ) ,P=>PDRFMOUT( i ) ) ;
end generate ;
g e n f c i n : f o r i i n NF−1 downto 0 generate
GFc IN : [ input pad name ] port map(P=>PFc IN ( i ) , IE=>IE ,Y=>Fc IN ( i ) ) ;
end generate ;
gen cos out : f o r i i n NCO−1 downto 0 generate
GROMCOSOUT : [ Output Pad Name ] port map (A=>ROMCOSOUT( i ) ,P=>PROMCOSOUT( i ) ) ;
end generate ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
end t op l e v e l ;
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A.2 DRFM Top-Level VHDL Generator
# DRFM gen UNIX−s h e l l s c r i p t
# This f i l e c r e a t e s a t op l e v e l DRFM* . vhd f i l e from a template .
#!/bin / csh
# Set parameters
s e tenv INP 16 # nuber o f input b i t s
s e tenv COEFF 14 # number o f c o e f f . b i t s
s e tenv TAP 101 # number o f f i l t e r taps
s etenv ROM 256 # ROM word l ength
setenv NF 8 # number o f Fc f a c t o r b i t s = log2 (ROM)
#################################
setenv NC $INP # number o f s i n / cos b i t s , making same as INP
setenv NCO $INP # number o f cos out b i t s , making same as INP
setenv D ENTITY DRFM $INP” ”$COEFF” ”$TAP” ”$ROM
echo ”$D ENTITY”
echo
# Make a new DRFM* . vhd f i l e and update names and va r i a b l e s
cp . /DRFM template . vhd . /$D ENTITY. vhd
pe r l −pi −e ” s /NInum/$INP/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /COEFFnum/$COEFF/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /TAPnum/$TAP/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /ROMnum/$ROM/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /NFnum/$NF/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /NCnum/$NC/g” . /$D ENTITY. vhd
pe r l −pi −e ” s /NCOnum/$NCO/g” . /$D ENTITY. vhd
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A.3 Hilbert NT101 NC24 from Pemberton’s Generator
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
use i e e e . s t d l o g i c s i g n e d . a l l ;
en t i t y HILBERT NT101 NC24 i s
g ene r i c (
NI : i n t e g e r := 16 ;
NE : i n t e g e r := 6 ) ;
port (
SI : i n s t d l o g i c v e c t o r (NI−1 downto 0) ;
CLK : in s t d l o g i c ;
SD : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
SO : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
regOut : out s t d l o g i c v e c t o r (NI−1 downto 0) ) ;
end HILBERT NT101 NC24 ;
a r c h i t e c t u r e Behavor ia l o f HILBERT NT101 NC24 i s
type HTCARRAY i s array (100 downto 0) o f
s t d l o g i c v e c t o r (23 downto 0) ;
s i g n a l C ARRAY : HTCARRAY;
type INPUT ARRAY TYPE i s array (100 downto 0) o f
s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l INPUTARRAY : INPUT ARRAY TYPE;
begin
−−− begin c o e f f e c i e n t array
−− SC = 8388606.000000000
C ARRAY(1) <= con v s t d l o g i c v e c t o r (−108987 ,24) ;
C ARRAY(3) <= con v s t d l o g i c v e c t o r (−113625 ,24) ;
C ARRAY(5) <= con v s t d l o g i c v e c t o r (−118675 ,24) ;
C ARRAY(7) <= con v s t d l o g i c v e c t o r (−124195 ,24) ;
C ARRAY(9) <= con v s t d l o g i c v e c t o r (−130253 ,24) ;
C ARRAY(11) <= conv s t d l o g i c v e c t o r (−136933 ,24) ;
C ARRAY(13) <= conv s t d l o g i c v e c t o r (−144334 ,24) ;
C ARRAY(15) <= conv s t d l o g i c v e c t o r (−152582 ,24) ;
C ARRAY(17) <= conv s t d l o g i c v e c t o r (−161829 ,24) ;
C ARRAY(19) <= conv s t d l o g i c v e c t o r (−172270 ,24) ;
C ARRAY(21) <= conv s t d l o g i c v e c t o r (−184151 ,24) ;
C ARRAY(23) <= conv s t d l o g i c v e c t o r (−197791 ,24) ;
C ARRAY(25) <= conv s t d l o g i c v e c t o r (−213615 ,24) ;
C ARRAY(27) <= conv s t d l o g i c v e c t o r (−232190 ,24) ;
C ARRAY(29) <= conv s t d l o g i c v e c t o r (−254303 ,24) ;
C ARRAY(31) <= conv s t d l o g i c v e c t o r (−281072 ,24) ;
C ARRAY(33) <= conv s t d l o g i c v e c t o r (−314139 ,24) ;
C ARRAY(35) <= conv s t d l o g i c v e c t o r (−356024 ,24) ;
C ARRAY(37) <= conv s t d l o g i c v e c t o r (−410797 ,24) ;
C ARRAY(39) <= conv s t d l o g i c v e c t o r (−485487 ,24) ;
C ARRAY(41) <= conv s t d l o g i c v e c t o r (−593373 ,24) ;
C ARRAY(43) <= conv s t d l o g i c v e c t o r (−762908 ,24) ;
C ARRAY(45) <= conv s t d l o g i c v e c t o r (−1068071 ,24) ;
C ARRAY(47) <= conv s t d l o g i c v e c t o r (−1780118 ,24) ;
C ARRAY(49) <= conv s t d l o g i c v e c t o r (−5340353 ,24) ;
C ARRAY(51) <= conv s t d l o g i c v e c t o r (5340353 ,24) ;
C ARRAY(53) <= conv s t d l o g i c v e c t o r (1780118 ,24) ;
C ARRAY(55) <= conv s t d l o g i c v e c t o r (1068071 ,24) ;
C ARRAY(57) <= conv s t d l o g i c v e c t o r (762908 ,24) ;
C ARRAY(59) <= conv s t d l o g i c v e c t o r (593373 ,24) ;
C ARRAY(61) <= conv s t d l o g i c v e c t o r (485487 ,24) ;
C ARRAY(63) <= conv s t d l o g i c v e c t o r (410797 ,24) ;
C ARRAY(65) <= conv s t d l o g i c v e c t o r (356024 ,24) ;
C ARRAY(67) <= conv s t d l o g i c v e c t o r (314139 ,24) ;
C ARRAY(69) <= conv s t d l o g i c v e c t o r (281072 ,24) ;
C ARRAY(71) <= conv s t d l o g i c v e c t o r (254303 ,24) ;
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CARRAY(73) <= conv s t d l o g i c v e c t o r (232190 ,24) ;
C ARRAY(75) <= conv s t d l o g i c v e c t o r (213615 ,24) ;
C ARRAY(77) <= conv s t d l o g i c v e c t o r (197791 ,24) ;
C ARRAY(79) <= conv s t d l o g i c v e c t o r (184151 ,24) ;
C ARRAY(81) <= conv s t d l o g i c v e c t o r (172270 ,24) ;
C ARRAY(83) <= conv s t d l o g i c v e c t o r (161829 ,24) ;
C ARRAY(85) <= conv s t d l o g i c v e c t o r (152582 ,24) ;
C ARRAY(87) <= conv s t d l o g i c v e c t o r (144334 ,24) ;
C ARRAY(89) <= conv s t d l o g i c v e c t o r (136933 ,24) ;
C ARRAY(91) <= conv s t d l o g i c v e c t o r (130253 ,24) ;
C ARRAY(93) <= conv s t d l o g i c v e c t o r (124195 ,24) ;
C ARRAY(95) <= conv s t d l o g i c v e c t o r (118675 ,24) ;
C ARRAY(97) <= conv s t d l o g i c v e c t o r (113625 ,24) ;
C ARRAY(99) <= conv s t d l o g i c v e c t o r (108987 ,24) ;
−− end c o e f f e c i e n t array
−− capture the inputs
p r o c e s s (CLK, SI ,INPUT ARRAY)
begin
i f r i s i n g ed g e (CLK) then
INPUTARRAY(0) <= SI ;
f o r n in 1 to 100 loop
INPUTARRAY(n) <= INPUTARRAY(n−1) ;
end loop ;
end i f ;
end p r oc e s s ;
−− delayed input to match output
p r o c e s s (CLK,INPUT ARRAY)
begin
i f r i s i n g ed g e (CLK) then
−− SD <= INPUTARRAY(50) ;
SD(NI−1 downto 0) <= INPUT ARRAY(50) (NI−1)&INPUTARRAY(50) (NI−1 downto 1) ;
regOut <= INPUT ARRAY(100) ;
end i f ;
end p r oc e s s ;
−− pr oc e s s the quad−phase s i g n a l
p r o c e s s (CLK,INPUT ARRAY)
va r i ab l e SUM VAL : s t d l o g i c v e c t o r (24+NI+NE−1 downto 0) ;
va r i ab l e MULTVAL : s t d l o g i c v e c t o r (24+NI+NE−1 downto 0) ;
begin
i f r i s i n g ed g e (CLK) then
SUMVAL := ( other s => ’ 0 ’ ) ;
f o r n in 100 downto 0 loop
i f (n rem 2) /= 0 then
MULTVAL(24+NI−1 downto 0) := INPUTARRAY(n) *CARRAY(n) ;
MULTVAL(24+NI+NE−1 downto 24+NI) := ( other s => MULTVAL(24+NI−1) ) ;
SUM VAL := SUMVAL + MULTVAL;
end i f ;
end loop ;
−−SO <= SUMVAL(24+NI−2 downto 24−1) ;
SO <= SUMVAL(24+NI−1 downto 24) ;
end i f ;
end p r oc e s s ;
end Behavor ia l ;
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A.4 Piped Version of Hilbert NT101 NC24
l i b r a r y i e e e ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
use i e e e . s t d l o g i c s i g n e d . a l l ;
en t i t y HILBERT NT101 NC24 i s
g ene r i c (
NI : i n t e g e r := 16 ;
NE : i n t e g e r := 6 ) ;
port (
SI : i n s t d l o g i c v e c t o r (NI−1 downto 0) ;
CLK : in s t d l o g i c ;
SD : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
SO : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
regOut : out s t d l o g i c v e c t o r (NI−1 downto 0) ) ;
end HILBERT NT101 NC24 ;
a r c h i t e c t u r e Behavor ia l o f HILBERT NT101 NC24 i s
type HTCARRAY i s array (100 downto 0) o f
s t d l o g i c v e c t o r (23 downto 0) ;
s i g n a l C ARRAY : HTCARRAY;
type INPUT ARRAY TYPE i s array (100 downto 0) o f
s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l INPUTARRAY : INPUT ARRAY TYPE;
type MULTARRAYTYPE i s array (100 downto 0) o f
s t d l o g i c v e c t o r (24+NI+NE−1 downto 0) ;
s i g n a l MULTARRAY: MULTARRAYTYPE;
begin
−−− begin c o e f f e c i e n t array
−− SC = 8388606.000000000
C ARRAY(1) <= con v s t d l o g i c v e c t o r (−108987 ,24) ;
C ARRAY(3) <= con v s t d l o g i c v e c t o r (−113625 ,24) ;
C ARRAY(5) <= con v s t d l o g i c v e c t o r (−118675 ,24) ;
C ARRAY(7) <= con v s t d l o g i c v e c t o r (−124195 ,24) ;
C ARRAY(9) <= con v s t d l o g i c v e c t o r (−130253 ,24) ;
C ARRAY(11) <= conv s t d l o g i c v e c t o r (−136933 ,24) ;
C ARRAY(13) <= conv s t d l o g i c v e c t o r (−144334 ,24) ;
C ARRAY(15) <= conv s t d l o g i c v e c t o r (−152582 ,24) ;
C ARRAY(17) <= conv s t d l o g i c v e c t o r (−161829 ,24) ;
C ARRAY(19) <= conv s t d l o g i c v e c t o r (−172270 ,24) ;
C ARRAY(21) <= conv s t d l o g i c v e c t o r (−184151 ,24) ;
C ARRAY(23) <= conv s t d l o g i c v e c t o r (−197791 ,24) ;
C ARRAY(25) <= conv s t d l o g i c v e c t o r (−213615 ,24) ;
C ARRAY(27) <= conv s t d l o g i c v e c t o r (−232190 ,24) ;
C ARRAY(29) <= conv s t d l o g i c v e c t o r (−254303 ,24) ;
C ARRAY(31) <= conv s t d l o g i c v e c t o r (−281072 ,24) ;
C ARRAY(33) <= conv s t d l o g i c v e c t o r (−314139 ,24) ;
C ARRAY(35) <= conv s t d l o g i c v e c t o r (−356024 ,24) ;
C ARRAY(37) <= conv s t d l o g i c v e c t o r (−410797 ,24) ;
C ARRAY(39) <= conv s t d l o g i c v e c t o r (−485487 ,24) ;
C ARRAY(41) <= conv s t d l o g i c v e c t o r (−593373 ,24) ;
C ARRAY(43) <= conv s t d l o g i c v e c t o r (−762908 ,24) ;
C ARRAY(45) <= conv s t d l o g i c v e c t o r (−1068071 ,24) ;
C ARRAY(47) <= conv s t d l o g i c v e c t o r (−1780118 ,24) ;
C ARRAY(49) <= conv s t d l o g i c v e c t o r (−5340353 ,24) ;
C ARRAY(51) <= conv s t d l o g i c v e c t o r (5340353 ,24) ;
C ARRAY(53) <= conv s t d l o g i c v e c t o r (1780118 ,24) ;
C ARRAY(55) <= conv s t d l o g i c v e c t o r (1068071 ,24) ;
C ARRAY(57) <= conv s t d l o g i c v e c t o r (762908 ,24) ;
C ARRAY(59) <= conv s t d l o g i c v e c t o r (593373 ,24) ;
C ARRAY(61) <= conv s t d l o g i c v e c t o r (485487 ,24) ;
C ARRAY(63) <= conv s t d l o g i c v e c t o r (410797 ,24) ;
C ARRAY(65) <= conv s t d l o g i c v e c t o r (356024 ,24) ;
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CARRAY(67) <= conv s t d l o g i c v e c t o r (314139 ,24) ;
C ARRAY(69) <= conv s t d l o g i c v e c t o r (281072 ,24) ;
C ARRAY(71) <= conv s t d l o g i c v e c t o r (254303 ,24) ;
C ARRAY(73) <= conv s t d l o g i c v e c t o r (232190 ,24) ;
C ARRAY(75) <= conv s t d l o g i c v e c t o r (213615 ,24) ;
C ARRAY(77) <= conv s t d l o g i c v e c t o r (197791 ,24) ;
C ARRAY(79) <= conv s t d l o g i c v e c t o r (184151 ,24) ;
C ARRAY(81) <= conv s t d l o g i c v e c t o r (172270 ,24) ;
C ARRAY(83) <= conv s t d l o g i c v e c t o r (161829 ,24) ;
C ARRAY(85) <= conv s t d l o g i c v e c t o r (152582 ,24) ;
C ARRAY(87) <= conv s t d l o g i c v e c t o r (144334 ,24) ;
C ARRAY(89) <= conv s t d l o g i c v e c t o r (136933 ,24) ;
C ARRAY(91) <= conv s t d l o g i c v e c t o r (130253 ,24) ;
C ARRAY(93) <= conv s t d l o g i c v e c t o r (124195 ,24) ;
C ARRAY(95) <= conv s t d l o g i c v e c t o r (118675 ,24) ;
C ARRAY(97) <= conv s t d l o g i c v e c t o r (113625 ,24) ;
C ARRAY(99) <= conv s t d l o g i c v e c t o r (108987 ,24) ;
−− end c o e f f e c i e n t array
−− capture the inputs
p r o c e s s (CLK, SI ,INPUT ARRAY)
begin
i f r i s i n g ed g e (CLK) then
INPUTARRAY(0) <= SI ;
f o r n in 1 to 100 loop
INPUTARRAY(n) <= INPUTARRAY(n−1) ;
end loop ;
end i f ;
end p r oc e s s ;
−− delayed input to match output
p r o c e s s (CLK,INPUT ARRAY)
begin
i f r i s i n g ed g e (CLK) then
−− SD <= INPUTARRAY(51) ; −− index added 1 b/c o f extra mult r e g i s t e r
SD(NI−1 downto 0) <= INPUT ARRAY(51) (NI−1)&INPUTARRAY(51) (NI−1 downto 1) ;
regOut <= INPUT ARRAY(100) ;
end i f ;
end p r oc e s s ;
−− mul t ip ly by the c o e f f i c i e n t s
p r o c e s s (CLK,INPUT ARRAY)
va r i ab l e MULTVAL : s t d l o g i c v e c t o r (24+NI+NE−1 downto 0) ;
begin
i f r i s i n g ed g e (CLK) then
f o r n in 100 downto 0 loop
i f (n rem 2) /= 0 then
MULTVAL(24+NI−1 downto 0) := INPUTARRAY(n) *CARRAY(n) ;
MULTVAL(24+NI+NE−1 downto 24+NI) := ( other s => MULTVAL(24+NI−1) ) ;
end i f ;
MULTARRAY(n) <= MULTVAL;
end loop ;
end i f ;
end p r oc e s s ;
−− sum the c l ocked mu l t i p l i c a t i o n s
p r o c e s s (CLK,MULTARRAY)
va r i ab l e SUM VAL : s t d l o g i c v e c t o r (24+NI+NE−1 downto 0) ;
begin
i f r i s i n g ed g e (CLK) then
SUMVAL := ( other s => ’ 0 ’ ) ;
f o r n in 100 downto 0 loop
i f (n rem 2) /= 0 then
SUM VAL := SUMVAL + MULTARRAY(n) ;
end i f ;
end loop ;
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−−SO <= SUMVAL(24+NI−2 downto 24−1) ;
SO <= SUMVAL(24+NI−1 downto 24) ;
end i f ;
end p r oc e s s ;
end Behavor ia l ;
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A.5 Mixer
−−mixer . vhd
l i b r a r y IEEE ;
use IEEE . STD LOGIC 1164 .ALL;
use IEEE .STD LOGIC ARITH .ALL;
use IEEE .STD LOGIC SIGNED.ALL;
−− The center f r equency i s determined by the s c a l i n g f a c t o r
−− (Fc ) and the c l ock f r equency ( c l k f r e q ) . Fc i s the same b i t
−− l ength as the ROM addres s which i s dependent on the number
−− o f words in the ROM (nWords in ROM) . To c a l c u l a t e the
−− center f r equency use :
−−
−− Center f r equency = Fc * c l k f r e q / (4 * nWords in ROM)
−−
−− where , 1 <= Fc <= nWords in ROM
ent i ty mixer i s
g ene r i c (
NF : i n t e g e r := 8 ; −− number o f Fc b i t s = log2 ( nSamples in ROM)
NC : i n t e g e r := 16 ; −− number o f s i n e / co s i n e b i t s
NCO : i n t e g e r := 16 ; −− number o f output co s i n e b i t s
NI : i n t e g e r := 16 −− number o f input b i t s
) ;
port (
r s t , c l k : i n s t d l o g i c ;
add sub s : i n s t d l o g i c ;
Fc : i n s t d l o g i c v e c t o r (NF−1 downto 0) ;
I s i g , Qsig : i n s t d l o g i c v e c t o r (NI−1 downto 0) ;
S f i n a l : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
rom cos out : out s t d l o g i c v e c t o r (NCO−1 downto 0)
) ;
end mixer ;
a r c h i t e c t u r e Behavioral o f mixer i s
component rom wrapper
g ene r i c (
NF : i n t e g e r := 8 ; −− number o f addres s b i t s
NC : i n t e g e r := 16 −− number o f s i n e / co s i n e b i t s
) ;
port (
c l k : i n s t d l o g i c ;
addr : i n s t d l o g i c v e c t o r (NF+1 downto 0) ; −− 2 b i t s f o r qtr . wave s e l e c t
s i n : out s t d l o g i c v e c t o r (NC−1 downto 0) ;
cos : out s t d l o g i c v e c t o r (NC−1 downto 0)
) ;
end component ;
component wtm
port (
A : in s t d l o g i c v e c t o r (NI−1 downto 0) ;
B : in s t d l o g i c v e c t o r (NC−1 downto 0) ;
Z : out s t d l o g i c v e c t o r (NI+NC−1 downto 0) ;
CLK : in s t d l o g i c
) ;
end component ;
s i g n a l load addr , addr : s t d l o g i c v e c t o r (NF+1 downto 0) ;
s i g n a l s in , cos : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l s in d , cos d : s t d l o g i c v e c t o r (NI−1 downto 0) ;
s i g n a l Smult1 , Smult2 : s t d l o g i c v e c t o r (NI+NC−1 downto 0) ;
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s i g n a l mult1 , mult2 : s t d l o g i c v e c t o r (NI+NC−1 downto 0) ;
s i g n a l Sum1 ,Sum2 : s t d l o g i c v e c t o r (NI−1 downto 0) ;
begin
update addr : p r o c e s s ( c l k )
begin
i f c lk ’ event and c l k = ’0 ’ then −− updates on f a l l i n g edge
i f r s t = ’1 ’ then
addr <= ( other s => ’ 0 ’ ) ;
e l s e
addr <= addr + ( ”00” & Fc ) ;
end i f ;
end i f ;
end p r oc e s s update addr ;
roms : rom wrapper
g ene r i c map(NF=>NF, NC=>NC)
port map
( c l k=>c lk , addr=>addr , s i n=>s in , cos=>cos ) ;
c lk rom output : p r o c e s s ( c l k )
begin
i f c lk ’ event and c l k = ’1 ’ then
s i n d <= s in ;
cos d <= cos ;
end i f ;
end p r oc e s s c lk rom output ;
−−Note : r ep l aced ’* ’ with p i p e l i n ed Wallace Tree Mult . component
−− to t ry f o r g r ea t e r speed
−−Smult1 <= I s i g * cos d ;
−−Smult2 <= Qsig * s i n d ;
wtm1 : wtm port map(A=>I s i g , B=>cos d , Z=>Smult1 , CLK=>c l k ) ;
wtm2 : wtm port map(A=>Qsig , B=>s in d , Z=>Smult2 , CLK=>c l k ) ;
sum prod : p r o c e s s ( c l k )
begin
i f c lk ’ event and c l k = ’1 ’ then
mult1 <= Smult1 ;
mult2 <= Smult2 ;
Sum1 <= mult1 (NI+NC−1 downto NC) + mult2 (NI+NC−1 downto NC) ;
Sum2 <= mult1 (NI+NC−1 downto NC) − mult2 (NI+NC−1 downto NC) ;
end i f ;
end p r oc e s s sum prod ;
mux: p r o c e s s ( add sub s , Sum1 , Sum2)
begin
i f add sub s = ’0 ’ then
S f i n a l <= Sum1 ;
e l s e
S f i n a l <= Sum2 ;
end i f ;
end p r oc e s s mux;
rom cos out<=cos d (NC−1 downto NC−NCO) ;
end Behavioral ;
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A.6 Rom wrapper 256
−−rom wrapper 256 . vhd
−− NOTE: I f ROM s i z e changes , change index va lues o f ”A” ( and ZERO assignment ,
−− i f needed ) in ROM ins tance s below .
l i b r a r y IEEE ;
use IEEE . STD LOGIC 1164 .ALL;
use IEEE .STD LOGIC ARITH .ALL;
use IEEE .STD LOGIC SIGNED.ALL;
en t i t y rom wrapper i s
g ene r i c (
NF : i n t e g e r ; −− number o f Fc b i t s
NC : i n t e g e r −− number o f s i n e / co s i n e b i t s
) ;
port (
c l k : i n s t d l o g i c ;
addr : i n s t d l o g i c v e c t o r (NF+1 downto 0) ; −− 2 b i t s f o r qtr . wave s e l e c t
s i n : out s t d l o g i c v e c t o r (NC−1 downto 0) ;
cos : out s t d l o g i c v e c t o r (NC−1 downto 0)
) ;
end rom wrapper ;
a r c h i t e c t u r e Behavioral o f rom wrapper i s
component ipsinRom
−− CEN: ROM (” chip ”) enable ( ’ 0 ’ enab l e s ; ’ 1 ’ holds pr ev i ous output va lues )
−− EMA: Extra Margin Adjustment to ad jus t width o f s e l f −t iming pu l s e
−− ( Use fu l a f t e r manufacture )
port (
Q: out s t d l o g i c v e c t o r (NC−1 downto 0) ;
CLK: in s t d l o g i c ;
CEN: in s t d l o g i c ; −− ’ 0 ’ enab l e s ROM
A: in s t d l o g i c v e c t o r (8 downto 0) ;
EMA: in s t d l o g i c v e c t o r (2 downto 0) −− Extra Margin Adjustment
) ;
end component ;
component ipcosRom
−− CEN: ROM (” chip ”) enable ( ’ 0 ’ enab l e s ; ’ 1 ’ holds pr ev i ous output va lues )
−− EMA: Extra Margin Adjustment to ad jus t width o f s e l f −t iming pu l s e .
−− ( Use fu l a f t e r manufacture )
port (
Q: out s t d l o g i c v e c t o r (NC−1 downto 0) ;
CLK: in s t d l o g i c ;
CEN: in s t d l o g i c ; −− ’ 0 ’ enab l e s ROM
A: in s t d l o g i c v e c t o r (8 downto 0) ;
EMA: in s t d l o g i c v e c t o r (2 downto 0) −− Extra Margin Adjustment
) ;
end component ;
s i g n a l rom sin , rom cos : s t d l o g i c v e c t o r (NC−1 downto 0) ;
s i g n a l ZERO : s t d l o g i c ;
s i g n a l cen : s t d l o g i c ;
s i g n a l ema : s t d l o g i c v e c t o r (2 downto 0) ;
s i g n a l max ,
addr up ,
addr down ,
addr in : s t d l o g i c v e c t o r (NF−1 downto 0) ;
s i g n a l part ,
part d ,
part dd : s t d l o g i c v e c t o r (1 downto 0) ;
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begin
cen <= ’ 0 ’ ;
ema <= ”000” ;
ZERO <= ’ 0 ’ ;
i p rom s in : ipsinRom port map
(Q=>rom sin , CLK=>c lk , CEN=>cen , A(8)=>ZERO, A(7 downto 0)=>addr in , EMA=>ema) ;
iprom cos : ipcosRom port map
(Q=>rom cos , CLK=>c lk , CEN=>cen , A(8)=>ZERO, A(7 downto 0)=>addr in , EMA=>ema) ;
max <= ( other s => ’ 1 ’ ) ; −− Assign max e x p l i c i t l y f o r s yn the s i s
addr sync : p r o c e s s ( c l k ) −− Synchronize a l l addr b i t s ( s t i l l on f a l l i n g edge )
begin
i f c lk ’ event and c l k = ’0 ’ then
part <= addr (NF+1 downto NF) ; −− s e l e c t quar ter o f s i n / cos wave
par t d <= part ;
part dd <= par t d ; −− delay to match 2x delayed addr
addr up <= addr (NF−1 downto 0) ; −− a s s i gn normal order o f readout
addr down <= max − addr (NF−1 downto 0) ; −− r ev e r s e order o f readout
end i f ;
end p r oc e s s addr sync ;
addres s s e tup : p r o c e s s ( c l k ) −− Ready addres s f o r r i s i n g c l k
begin
i f c lk ’ event and c l k = ’0 ’ then
i f part = ”00” then −− f i r s t quar ter
addr in <= addr up ;
e l s i f part = ”01” then −− second quar ter
addr in <= addr down ;
e l s i f part = ”10” then −− th i r d quar ter
addr in <= addr up ;
e l s e −− f our th quar ter
addr in <= addr down ;
end i f ;
end i f ;
end p r oc e s s addres s s e tup ;
wave qtr : p r o c e s s ( part dd , rom sin , rom cos ) −− Fl ip quar ter wave
begin
i f part dd = ”00” then −− f i r s t quar ter
s i n <= rom sin ;
cos <= rom cos ;
e l s i f part dd = ”01” then −− second quar ter
s i n <= rom sin ;
cos <= not rom cos + ’ 1 ’ ;
e l s i f part dd = ”10” then −− th i r d quar ter
s i n <= not rom sin + ’ 1 ’ ;
cos <= not rom cos + ’ 1 ’ ;
e l s e −− f our th quar ter
s i n <= not rom sin + ’ 1 ’ ;
cos <= rom cos ;
end i f ;
end p r oc e s s wave qtr ;
end Behavioral ;
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Appendix B. VHDL Testbench
−− 1DRFM tb template . vhd
l i b r a r y i eee , work ;
use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
use i e e e . s t d l o g i c s i g n e d . a l l ;
use i e e e . s t d l o g i c a r i t h . a l l ;
use i e e e . math real . a l l ;
use std . t e x t i o . a l l ;
en t i t y DRFMTB i s
g ene r i c (
NI : i n t e g e r := INP num ; −− number o f input b i t s
NC : i n t e g e r := COEFF num; −− number o f c o e f f . b i t s
NT : i n t e g e r := TAP num; −− number o f taps
ROM : i n t e g e r := ROM num; −− number o f words used in ROM
NF : i n t e g e r := NF num; −− number o f b i t s f o r Fc f a c t o r = log2 (ROM)
CP : time := CP num ns ; −− c l ock per i od ( s )
CPR : r e a l := CP nume−9; −− c l ock per i od ( r e a l )
f 1 : r e a l := Fin num ; −− input f r eq#1 (Hz)
f 2 : r e a l := Fin num ; −− input f r eq#2 (Hz)
Fc : i n t e g e r := Fc num ; −− c t r . f r eq . f a c t o r ( ’ 1 ’ f o r l owes t c t r . f r eq
. )
−− c t r f r e q = Fc/(CPR*4*ROM)
N DATA : i n t e g e r := 4096; −− number o f t e s t s e t s per input f r eq
N START : i n t e g e r := 200 ; −− number o f t e s t s e t s to i n i t i a l l i z e ckt
f INCR : r e a l := FINC num ; −− amount to i n c r . f 1 and f2 f o r a sweep (Hz)
N FREQ : i n t e g e r := NFRQ num; −− number o f f r eq ’ s f o r sweep
CP INCR : time := CPINC num ns ; −− c l k per i od increment f o r t e s t i n g c l k speed
N CLK : i n t e g e r := 4 ; −− number o f c l ock increments
P1 : r e a l := 0 . 0 ; −− power l e v e l #1 [ dB]
P2 : r e a l := 0 . 0 ; −− power l e v e l #2 [ dB]
MUX : s t d l o g i c := ’ 0 ’ ; −− s e l e c t ADC IN ( ’ 0 ’ ) or memory ( ’ 1 ’ )
USB : s t d l o g i c := ’USB num’ −− upper / lower s ideband ( ’ 1 ’ f o r USB)
) ;
end ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
a r c h i t e c t u r e TB of DRFMTB i s
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
component DRFM entity
gene r i c (
NF : i n t e g e r := NF; −− number o f s i n e / co s i n e addres s b i t s
NC : i n t e g e r := NI ; −− number o f s i n e / co s i n e b i t s
NCO : i n t e g e r := NI ; −− number o f output co s i n e b i t s
NI : i n t e g e r := NI −− number o f input b i t s
) ;
port (
PADC IN : in s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− d i g i t a l input
PIE : in s t d l o g i c ;
−− input enable
PCLK IN : in s t d l o g i c ;
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−− g l oba l c l ock
PMUX S : in s t d l o g i c ;
−− s e l e c t ADC IN or ”drfm” memory :
PRST IN : in s t d l o g i c ;
−− g l oba l r e s e t
PADD SUB S : in s t d l o g i c ;
−− s e l e c t upper or lower s i d e band at output
PFc IN : in s t d l o g i c v e c t o r (NF−1 downto 0) ;
−− c t r f r eq s c a l i n g value
PMUXOUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
−−PHIL I OUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
PHIL Q OUT : out s t d l o g i c v e c t o r (NI−1 downto 0) ;
−− t e s t point
PROMCOSOUT : out s t d l o g i c v e c t o r (NCO−1 downto 0) ;
−− t e s t point
PDRFMOUT : out s t d l o g i c v e c t o r (NI−1 downto 0)
−− f i n a l output
) ;
end component ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
f i l e OUT FILE1 : text i s out ” . / drfm ADC IN . txt ” ;
f i l e OUT FILE2 : text i s out ” . /drfm MUX OUT. txt ” ;
−− f i l e OUT FILE3 : text i s out ” . / drfm HIL I OUT . txt ” ;
f i l e OUT FILE4 : text i s out ” . / drfm HIL Q OUT . txt ” ;
f i l e OUT FILE5 : text i s out ” . /drfm COS OUT . txt ” ;
f i l e OUT FILE6 : text i s out ” . /drfm DRFM OUT. txt ” ;
f i l e OUT FILE7 : text i s out ” . / drfm param . txt ” ;
f i l e OUT FILE8 : text i s out ” . /drfm param MATLAB. txt ” ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
type TYPE INPUT ARRAY i s array (0 to N FREQ*(N START+NDATA) )
o f s t d l o g i c v e c t o r (NI−1 downto 0) ;
type TYPE REAL ARRAY i s array (0 to N FREQ*(N START+NDATA) ) o f r e a l ;
s i g n a l N DATA TOT : i n t e g e r := N START + NDATA; −− t o t a l input data
s i g n a l INDEX : i n t e g e r := 0 ; −− index f o r ADC IN
s i g n a l INPUT V : TYPE INPUT ARRAY; −− s i g n a l f o r input arry
s i g n a l Fc IN : s t d l o g i c v e c t o r (NF−1 downto 0) ;
s i g n a l IE ,
CLK IN ,
MUX S,
RST IN ,
ADD SUB S : s t d l o g i c ;
s i g n a l ADC IN ,
MUXOUT,
−−HIL I OUT ,
HIL Q OUT ,
ROM COS OUT,
DRFMOUT : s t d l o g i c v e c t o r (NI−1 downto 0) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
begin
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− INSTANTIATE UUT & ASSIGN SIGNALS
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
drfm uut : DRFM entity
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−−gene r i c map (NF=>NF, NC=>NI , NCO=>NI , NI=>NI)
port map(
PADC IN => ADC IN ,
PIE => IE ,
PCLK IN => CLK IN ,
PMUX S => MUX S,
PRST IN => RST IN ,
PADD SUB S => ADD SUB S,
PFc IN => Fc IN ,
PMUXOUT => MUXOUT,
−−PHIL I OUT => HIL I OUT ,
PHIL Q OUT => HIL Q OUT ,
PROMCOS OUT => ROMCOS OUT,
PDRFMOUT => DRFMOUT
) ;
MUX S <= MUX; −− s e l e c t ADC IN ( ’ 0 ’ ) or memory ( ’ 1 ’ )
ADD SUB S <= USB; −− s e l e c t lower s ideband ( ’ 0 ’ , i . e . s h i f t
down)
Fc IN <= conv s t d l o g i c v e c t o r (Fc ,NF) ; −− s e t Fc value ( ’ 1 ’ f o r h i ghe s t c t r . f r eq . )
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− GENERATE (& t e s t ) CLOCK
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
gene r a t e c l o ck : p r o c e s s
va r i ab l e x : time := 0 ns ; −− x dec r ea s e s per i od o f c l k to t e s t l i m i t s
−− Note that CP doesn ’ t change f o r generat i on o f input vector .
begin
f o r i i n 1 to N FREQ*N DATATOT/N CLK loop
wait f o r (CP−x ) /2 ;
CLK IN <= ’ 0 ’ ;
wait f o r (CP−x ) /2 ;
CLK IN <= ’ 1 ’ ;
end loop ;
x := x + CP INCR;
a s s e r t ( f a l s e ) r epor t ”Clock per i od decr eased by CP INCR ns” s e v e r i t y note ;
a s s e r t (DRFMOUT/=”XXXXXXXXXXXXXXXX”) −− f o r 16−b i t
r epor t ”Clock speed f a i l e d ” s e v e r i t y f a i l u r e ;
end p r oc e s s ;
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− RESET CIRCUIT
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
r e s e t : p r o c e s s (CLK IN)
va r i ab l e i i : i n t e g e r := 0 ;
begin
i f ( i i < 5) then
RST IN <= ’ 1 ’ ;
i i := i i +1;
e l s e
RST IN <= ’ 0 ’ ;
end i f ;
end p r oc e s s ;
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− INPUT ENABLE ( or t e s t IE )
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
IE <= ’ 1 ’ ;
−−t e s t i e : p r o c e s s (CLK IN)
−− va r i ab l e i i : i n t e g e r := 0 ;
−−begin
−− i f ( i i > 350) and ( i i < 370) then
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−− IE <= ’ 0 ’ ;
−− e l s e
−− IE <= ’ 1 ’ ;
−− end i f ;
−− i i := i i +1;
−−end pr oc e s s ;
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− ASSIGN TEST VECTOR TO ADC IN
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
app l y t e s t v e c t o r : p r o c e s s (CLK IN)
begin
i f CLK IN ’ event and CLK IN= ’1 ’ then
ADC IN <= INPUT V(INDEX) ;
i f INDEX = N FREQ*N DATA TOT then
INDEX <= 0 ;
e l s e
INDEX <= INDEX + 1 ;
end i f ;
end i f ;
end p r oc e s s ;
−−xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
−− GENERATE INPUTS & WRITE OUTPUTS
−−vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
generate input output : p r o c e s s
va r i ab l e W1,W2,W INCR : r e a l ; −− f r e q s . i n rad ians ( omega)
va r i ab l e A1 ,A2 ,Amax : r e a l := 1 . 0 ; −− ampl i tudes o f input s i g n a l s
va r i ab l e P dym : r e a l ; −− r e l a t i v e power d i f f e r e n c e
va r i ab l e S REAL : r e a l ; −− r ea l−valued s i g n a l
va r i ab l e VALCOMP,VAL DIV : r e a l ; −− va lues f o r binary conver s i on
va r i ab l e INPUT R : TYPE REAL ARRAY; −− r ea l−valued input array
va r i ab l e OUT LINE : l i n e ;
va r i ab l e J ,K,L : i n t e g e r ;
va r i ab l e S VECTOR : TYPE INPUT ARRAY; −− binary s i g n a l vector
begin
−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Input−s i g n a l parameters :
−−−−−−−−−−−−−−−−−−−−−−−−−−−
P dym := P1 − P2 ;
A2 := Amax / (1 . 0 + exp ( l og ( 1 0 . 0 ) *(P dym) /10 .0) ) ;
A1 := Amax − A2 ;
W1 := 2.0 * 3.1415927 * f 1 ; −− convert Hz to rad ians
W2 := 2.0 * 3.1415927 * f 2 ; −− convert Hz to rad ians
W INCR := 2.0 * 3.1415927 * f INCR ; −− f r eq . increment f o r sweep
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Write s i g n a l parameters to OUT FILE7
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
wr i te (OUT LINE , s t r i ng ’ ( ”DRFM entity ” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”Clk : ” ) ) ;
wr i te (OUT LINE, 1 . 0 /CPR) ;
wr i te (OUT LINE , s t r i ng ’ ( ” Hz” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ” f 1 : ” ) ) ;
wr i te (OUT LINE , f 1 ) ;
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wr i te (OUT LINE , s t r i ng ’ ( ” Hz f2 : ” ) ) ;
wr i te (OUT LINE , f 2 ) ;
wr i te (OUT LINE , s t r i ng ’ ( ” Hz” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”Fc : ” ) ) ;
wr i te (OUT LINE , r e a l (Fc ) /(CPR*4.0* r e a l (ROM) ) ) ;
wr i te (OUT LINE , s t r i ng ’ ( ” Hz” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”f INCR : ” ) ) ;
wr i te (OUT LINE , f i n c r ) ;
wr i te (OUT LINE , s t r i ng ’ ( ” Hz” ) ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”N DATA: ” ) ) ;
wr i te (OUT LINE ,N DATA) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
wr i te (OUT LINE , s t r i ng ’ ( ”N freq : ” ) ) ;
wr i te (OUT LINE , N freq ) ;
w r i t e l i n e (OUT FILE7 , OUT LINE) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Write MATLAB( r ) parameters to OUT FILE8
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
wr i te (OUT LINE , NI ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,ROM) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,CPR) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , f 1 ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , f 2 ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , Fc ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , f i n c r ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,N DATA) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , N freq ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,A1) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,A2) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE , conv i n t eg e r (USB) ) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,NC) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
wr i te (OUT LINE ,NT) ;
w r i t e l i n e (OUT FILE8 , OUT LINE) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Generate input va lues ( b e f o r e s imulat i on ) :
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
K:=0;
L:=0; IN FREQ LOOP: whi le L < N FREQ loop
J :=0; INPUT VALUES LOOP: whi le J < N DATA TOT loop
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Generate r ea l−valued s i g n a l f o r input :
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
S REAL := A1* s i n (W1*REAL(K) *CPR) + A2* s i n (W2*REAL(K) *CPR) ; −− two tones
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−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Convert s i g n a l to n−b i t binary (2 ’ s Complement ) :
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
VAL DIV := 0 . 0 ;
VALCOMP := 0 . 0 ;
i f S REAL < VALCOMP then −−negat i ve s i g n a l value
S VECTOR(K) (NI−1) := ’ 1 ’ ;
VAL DIV := −0.5;
VALCOMP := −0.5;
e l s e −−po s i t i v e s i g n a l value
S VECTOR(K) (NI−1) := ’0 ’ ;
VAL DIV := 0 . 5 ;
VALCOMP := 0 . 5 ;
end i f ;
f o r I i n 1 to NI−1 loop
i f S REAL < VALCOMP then
S VECTOR(K) (NI−1−I ) := ’ 0 ’ ;
VAL DIV := VAL DIV/ 2 . 0 ;
VALCOMP := VALCOMP − abs (VAL DIV) ;
e l s e −−S REAL >= VALCOMP
S VECTOR(K) (NI−1−I ) := ’ 1 ’ ;
VAL DIV := VAL DIV/ 2 . 0 ;
VALCOMP := VALCOMP + abs (VAL DIV) ;
end i f ;
end loop ;
−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Assign value to input :
−−−−−−−−−−−−−−−−−−−−−−−−−−
INPUT R(K) := S REAL;
INPUT V(K) <= S VECTOR(K) ;
J := J + 1 ;
K := K + 1 ;
end loop INPUT VALUES LOOP;
W1 := W1 + W INCR; −− increment f r eq .
W2 := W2 + W INCR; −− increment f r eq .
L := L + 1 ;
end loop IN FREQ LOOP;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Write s imulat i on r e s u l t s to f i l e s ( whi l e running ) :
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
L:= 0 ; FREQ LOOP: whi le L < N FREQ loop
K:=0; OUT FILES LOOP: whi le K < N DATA TOT loop
i f K > N START−1 then
−− OUT FILE1 :
−−−−−−−−−−−−−
wr i te (OUT LINE , r e a l ( conv i n t eg e r (ADC IN) ) ) ;
w r i t e l i n e (OUT FILE1 , OUT LINE) ;
−− OUT FILE2 :
−−−−−−−−−−−−−
−−wr i te (OUT LINE , r e a l ( conv i n t eg e r (MUXOUT) ) ) ;
−−wr i t e l i n e (OUT FILE2 , OUT LINE) ;
−− OUT FILE3 :
−−−−−−−−−−−−−
−−wr i te (OUT LINE , r e a l ( conv i n t eg e r (HIL I OUT) ) ) ;
−−wr i t e l i n e (OUT FILE3 , OUT LINE) ;
−− OUT FILE4 :
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−−−−−−−−−−−−−
wr i te (OUT LINE , r e a l ( conv i n t eg e r (HIL Q OUT) ) ) ;
w r i t e l i n e (OUT FILE4 , OUT LINE) ;
−− OUT FILE5 :
−−−−−−−−−−−−−
wr i te (OUT LINE , r e a l ( conv i n t eg e r (ROMCOSOUT) ) ) ;
w r i t e l i n e (OUT FILE5 , OUT LINE) ;
−− OUT FILE6
−−−−−−−−−−−−−
wr i te (OUT LINE , r e a l ( conv i n t eg e r (DRFMOUT) ) ) ;
w r i t e l i n e (OUT FILE6 , OUT LINE) ;
end i f ;
wait un t i l CLK IN ’ event and CLK IN = ’ 1 ’ ;
wait un t i l CLK IN ’ event and CLK IN = ’ 0 ’ ;
K := K + 1 ;
end loop OUT FILES LOOP;
L := L + 1 ;
end loop FREQ LOOP;
a s s e r t ( f a l s e ) r epor t ” Simulat ion done ! ” s e v e r i t y FAILURE;
end pr oc e s s ;
end TB;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
con f i gu r a t i on CFG TB of DRFMTB i s
f o r TB
end f o r ;
end ;
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Appendix C. RTL Compiler & First Encounter R© Scripts
[Names of technology files have been removed]
C.1 RTL Compiler Script (rc.cmd)
# Cadence RTL Compiler command s c r i p t f o r des i gn syn the s i s .
# Or i g i na l Author : Dr . J . Marty Emmert .
# Modi f i ed by : Thomas Hopkins , Wright State Univer s i ty 2010 ,
# f o r DRFM DSSM th e s i s p r o j e c t .
########
set INP 16
s e t CLA 32
s e t COEFF 14
s e t TAP 101
s e t ROM 256
#se t CNR ””
#se t CNR ss 1p08v 125c
s e t CNR f f 1p32v 125c
#se t ROM LIB tt 1p20v 25c syn . l i b
#s e t ROM LIB ss 1p08v 125c syn . l i b
s e t ROM LIB f f 1p32v 125c s yn . l i b
#s e t CKT LIB ”[90 nm s td c e l l s ] t t 1p2v 25c . l i b [ 90 nm i o c e l l s ]
t t 1p2v 2p5v 2p5v 25c . l i b ”
#se t CKT LIB ”[90 nm s td c e l l s ] s s 1p08v 125c . l i b [ 90 nm i o c e l l s ]
s s 1p08v 2p3v 2p3v 125c . l i b ”
s e t CKT LIB ” [90 nm s td c e l l s ] f f 1p32v 125c . l i b [ 90 nm i o c e l l s ]
f f 1p32v 2p7v 2p7v 125c . l i b ”
s e t CKT LEF ” [90 nm rc va lues ] . l e f [ 90 nm s td ce l l mac r o s ] . l e f [ 90 nm i o c e l l mac r o s
] . l e f ”
########
set U
s e t D ENTITY DRFM$U$INP$U$COEFF$U$TAP$U$ROM
set DESIGN $D ENTITY$CNR
echo
echo ”$DESIGN”
echo
s e t ONE 1
s e t WTM $INP$U$INP$U$ONE
se t ADD2 $INP$U$INP
s e t NC NC
se t HIL NT$TAP$U$NC$COEFF
# se t Design vhdl f i l e s
s e t D FILES ” . . / gen /cosRom $INP$U$ROM. vhd . . / gen /sinRom $INP$U$ROM . vhd . . / gen / syn . vhd
. . / gen /add2 $ADD2 . vhd . . / gen /csa $ADD2 . vhd . . / gen /cla$CLA . vhd . . / gen /wtm $WTM.
vhd . . / gen / h i lber t $HIL . vhd . . / s r c /rom wrapper $ROM . vhd . . / s r c /mixer . vhd . . / s r c /$D ENTITY. vhd”
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########
# al low l i b vs l e f comparison
s e t a t t r i b u t e l i b l e f c o n s i s t e n c y c h e c k e n a b l e t rue
# se t d i r l o c a t i o n f o r l i b r a r y l o c a t i o n
s e t a t t r i b u t e l i b s e a r c h pa th . . / [ t e c h n f i l e s d i r ] /
# s e t l i b r a r y f i l e name in l i b s e a r c h pa th d i r e c to r y
s e t a t t r i b u t e l i b r a r y ”$CKT LIB . . / rom/rom $INP$U$ROM/ipsinRom $ROM LIB . . / rom/
rom $INP$U$ROM/ipcosRom $ROM LIB”
# se t l e f f i l e names from l i b s e a r c h pa th d i r e c to r y
s e t a t t r i b u t e l e f l i b r a r y ”$CKT LEF . . / rom/rom $INP$U$ROM/ipsinRom . v c l e f . . / rom/
rom $INP$U$ROM/ipcosRom . v c l e f ”
# read in des i gn f i l e s
r ead hd l −vhdl $D FILES
# Do pre l im inary t iming ana l y s i s to make sur e c on s t r a i n t s are r e a l i s t i c
# be f o r e s yn the s i s
s e t a t t r i b u t e map timing true
# e l abo r a t e de s i gn s
e l abo r a t e
# s e t c l ock per i od in p i coseconds [ ps ] (10000=>100 MHz)
#se t c l ock [ d e f i n e c l o c k −des i gn $D ENTITY −per i od 31250 PCLK IN ]
s e t c l ock [ d e f i n e c l o c k −des i gn $D ENTITY −per i od 10000 PCLK IN ]
# clock uncer ta inty setup r i s e . . . f a l l ( i n ps )
#s e t a t t r i b u t e c l o ck s e tup unce r ta i n ty 1 $c l ock
# clock uncer ta inty r i s e . . . f a l l ( i n ps )
#s e t a t t r i b u t e c l o ck ho l d unce r ta i n ty 1 $c l ock
# se t i n t e r n a l / ex t e r na l de l ays in p i coseconds
ex t e r na l d e l ay −input 50 −c l ock $c l ock −e d g e r i s e {PADC IN [ * ] [ Input Enable Pad ]
PCLK IN PMUX S PRST IN}
ex t e r na l d e l ay −input 50 −c l ock $c l ock −e d g e r i s e {PADD SUB S PFc IN [ * ] }
ex t e r na l d e l ay −output 50 −c l ock $c l ock −e d g e r i s e {PMUXOUT[ * ] PHIL Q OUT [ * ]
PROMCOS OUT[ * ] PDRFMOUT[ * ] }
# set output pin capac i tance l oads f o r bu f f e r i n g [ fF ]
#s e t a t t r i b u t e ex t e r na l p i n cap 10000 CLKCTXOUT
#s e t a t t r i b u t e ex t e r na l p i n cap 10000 SIG [ * ]
#s e t a t t r i b u t e ex t e r na l p i n cap 10000 CLKTXOUT
# se t output pin r e s i s t a n c e (KOhms)
#s e t a t t r i b u t e e x t e r n a l r e s i s t a n c e 1 . 0 s i g n a l
# s e t output wire capac i tance l oads ( fF )
#s e t a t t r i b u t e ex t e r na l w i r e cap 10 s i g n a l
# s e t output wire r e s i s t a n c e (KOhms)
#s e t a t t r i b u t e e x t e r n a l w i r e r e s 10 s i g n a l
# Fixes the minimum des i gn ru l e co s t s based on c a l c u l a t i o n s in the
# l i b r a r y , (min capaci tance , transmit ion , fanout , e tc . . )
#s e t a t t r i b u t e f i x m in d r c s t rue
####Synthes i s Optimizat ions######
# Automatic Retiming a f t e r s yn the s i s
#s e t a t t r i b u t e ret ime true $D ENTITY
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# Achieves area gain by adder opt imi zat i on
#s e t a t t r i b u t e dp area mode true
# Performs a r c h i t e c t u r e downs iz ing a f t e r mapping without
# degrading timing
#s e t a t t r i b u t e dp postmap downsize t rue
# Performs a r c h i t e c t u r e up s i z i ng a f t e r mapping to improve t iming
#s e t a t t r i b u t e dp postmap ups ize t rue
# Sing l e−b i t c e l l s are mapped to an appropr i a te multi−b i t c e l l
# from the technology l i b r a r y ( eg . 4 s i n g l e FF mapped i n to 1 quad FF)
#s e t a t t r i b u t e u s e mu l t i b i t c e l l s t rue
####END Synthes i s Optimizat ions######
# synthe s i z e the c i r c u i t
#syn the s i z e −to mapped −e f f o r t medium −c s a e f f o r t medium
synthe s i z e $D ENTITY −to mapped −e f f o r t high −c s a e f f o r t high
# Phys i ca l l y aware f low with qua l i t y o f s i l i c o n (QoS) p r ed i c t i on
#pr ed i c t qo s
# Write encounter con f i gu r a t i on f i l e s
wr i te encounter des i gn $D ENTITY −basename . / f o r e n c /$DESIGN/$DESIGN
# Check f o r and/or c r ea t e r epor t d i r e c to r y
i f { ! [ f i l e e x i s t s ${DESIGN} ]} {
exec mkdir ${DESIGN}
puts ”Creat ing d i r e c to r y ${DESIGN}”
}
# wr i te output f i l e s f o r l a t e r t iming ana l y s i s
#wr i te $D ENTITY −mapped > $DESIGN/$DESIGN . v
w r i t e s e t l o ad $D ENTITY > $DESIGN/$DESIGN . l oads
wr i t e s d c $D ENTITY > $DESIGN/$DESIGN . sdc
w r i t e s c r i p t $D ENTITY > $DESIGN/$DESIGN . t c l
# wr i te Ver i l og and sdc f i l e s f o r F i r s t Encounter
wr i te $D ENTITY −mapped > . . / enc / d e s f i l e s /$DESIGN . v
wr i t e s d c $D ENTITY > . . / enc / d e s f i l e s /$DESIGN . sdc
# Write r epo r t s
cd de s i gn s
cd $D ENTITY
#repor t c l o ck s − i d e a l −generated > . /$DESIGN/$DESIGN . c l o ck s
r epor t c l o ck s > . /$DESIGN/$DESIGN . c l o ck s
r epor t t iming > . /$DESIGN/$DESIGN . timing
r epor t t iming − l i n t > . /$DESIGN/$DESIGN . t im i n g l i n t
r epor t gates > . /$DESIGN/$DESIGN . gates
r epor t area > . /$DESIGN/$DESIGN . area
r epor t power > . /$DESIGN/$DESIGN . power
r epor t power −c l o c k t r e e $c l ock > . /$DESIGN/$DESIGN . power clk
r epor t summary > . /$DESIGN/$DESIGN . summary
check des i gn $D ENTITY > . /$DESIGN/$DESIGN . check
qu i t
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C.2 First Encounter R© Command Script (build all.cmd)
# Cadence F i r s t Encounter ( r ) l ayout and route command f i l e
# Or i g i na l Author : Dr . J . Marty Emmert .
# Modi f i ed by : Thomas Hopkins , Wright State Univer s i ty 2010 ,
# f o r DRFM DSSM th e s i s p r o j e c t .
s e t D ENTITY DRFM 16 14 101 256
s e t CNR f f 1p32v 125c
s e t DESIGN $D ENTITY$CNR
## foo rp l an . cmd ( s e t des i gn name above & choose fp s i z e below ) ################
loadConf ig d e s f i l e s /$DESIGN . conf 0
commitConfig
c l earGloba lNets
globalNetConnect VDD −type pgpin −pin VDD − i n s t { [VDD Pad ]*}
globalNetConnect VSS −type pgpin −pin VSS − i n s t { [VSS Pad ]*}
globalNetConnect VDD −type pgpin −pin VDD − i n s t {}
globalNetConnect VSS −type pgpin −pin VSS − i n s t {}
globalNetConnect VDD −type net −net VDD
globalNetConnect VSS −type net −net VSS
## Choose f l o o r p l a n s i z e ( a l r eady ca l cu l a t ed here f o r I /O used in des i gn )
## ( Sets chip and cor e s i z e s )
## 8−b i t fp :
#f l oo rP l an −s i t e cms9 f l p s i t e −b 0 .0 0 . 0 1443.0 1443.0 174.0 174.0 1269.0 1269.0
269.0 269.0 1174.0 1174.0
## 16−b i t 128/256 ROM fp :
f l o o rP l an −s i t e cms9 f l p s i t e −b 0 .0 0 . 0 2246.0 2246.0 174.0 174.0 2072.0 2072.0 269.0
269.0 1977.0 1977.0
## 16−b i t 512 ROM fp :
#f l oo rP l an −s i t e cms9 f l p s i t e −b 0 .0 0 . 0 2319.0 2319.0 174.0 174.0 2145.0 2145.0
269.0 269.0 2050.0 2050.0
## 24−b i t fp :
#f l oo rP l an −s i t e cms9 f l p s i t e −b 0 .0 0 . 0 3195.0 3195.0 174.0 174.0 3021.0 3021.0
269.0 269.0 2926.0 2926.0
## Add Halos around ROM macros to keep std c e l l s from being placed too c l o s e
addHaloToBlock 25 25 25 25 mix/roms/ iprom s in
addHaloToBlock 25 25 25 25 mix/roms/ iprom cos
setRout ingSty l e −top −s t y l e m
uiSetTool s e l e c t
## F i l l i n space betw I /O Pads
add I oF i l l e r −c e l l PFILL1 −p r e f i x PFILL
saveDes ign $DESIGN/$DESIGN . fp . enc
f i t
## place . cmd ( p l a c e s des i gn ) ##################################################
#res to r eDes i gn $DESIGN/$DESIGN . fp . enc . dat $D ENTITY
## End−cap c e l l s & we l l taps l e f t out s i n c e not being fabbed
#addEndCap −preCap ENDCAPMVH −postCap ENDCAPMVH −p r e f i x ENDCAP
#addWellTap −c e l l FILLTIEMVH −maxGap 39 .2 −p r e f i x FILLTIE
#placeDes ign −prePlaceOpt
placeDes ign −noPrePlaceOpt
## Fix Macro placement so they don ’ t get moved again
setBlockPlacementStatus −al lHardMacros −s t a tu s f i x ed
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## Tie ’ 0 ’ ’ s and ’1 ’ ’ s i n des i gn
addTieHiLo − c e l l {TIELOMVH TIEHIMVH} −p r e f i x LTIE
saveDes ign $DESIGN/$DESIGN . p . enc
## power . cmd ( add power r ings , s t r i p e s , & s t r uc tu r e ) ##########################
#res to r eDes i gn $DESIGN/$DESIGN . p . enc . dat $D ENTITY
addRing −spacing bottom 15 −w i d th l e f t 25 −width bottom 25 −width top 25 −spac ing top
15 −l ayer bottom OL −s t a c k ed v i a t op l a y e r LD −wid th r i gh t 25 −around cor e −
j o g d i s t a n c e 0 . 14 −o f f s e t bo t tom 15 − l a y e r top OL −thr esho ld 0 . 14 − o f f s e t l e f t 15
−s p a c i n g r i g h t 15 −s p a c i n g l e f t 15 −o f f s e t r i g h t 15 −o f f s e t t o p 15 − l a y e r r i g h t
M2 −nets {VSS VDD } −s t a cked v i a bo t tom l aye r M1 − l a y e r l e f t M2
setAddStr ipeOption −mer g e w i t h a l l l a y e r s 1
addStr ipe −b l o c k r i n g b o t t om l a y e r l im i t M1 −b l o c k r i n g t o p l a y e r l im i t OL −
max same layer j og l ength 4 −merge s t r i p e s va l u e 10 −
padco r e r i ng bo t tom l aye r l im i t M5 −s e t t o s e t d i s t a n c e 146.0 −
s t a c k ed v i a t op l a y e r LD −p ad c o r e r i n g t o p l a y e r l im i t OL −spac ing 64.04 −
x l e f t o f f s e t 89.48 −x r i g h t o f f s e t 50.00 − l a y e r M1 2B −width 8 .96 −nets {VSS VDD }
−s t a cked v i a bo t tom l aye r M1
## Add power s t r u c t u r e s
s route −noBlockPins −j ogContro l { preferWithChanges p r e f e rD i f f e r en tLay e r } −
layerChangeTopLayer 7
saveDes ign $DESIGN/$DESIGN . pwr . enc
##c l k t r e e . cmd ( syn the s i z e c l ock t r e e ) #########################################
#res to r eDes i gn $DESIGN/$DESIGN . pwr . enc . dat $D ENTITY
clockDes i gn −s p e cF i l e d e s f i l e s / des i gn . c t s t ch −outDir . /$DESIGN/ c l o c k r e p o r t −
f ixedInstBeforeCTS
createSaveDi r $DESIGN/$DESIGN . c t s
s a v eN e t l i s t $DESIGN/$DESIGN . c t s /$DESIGN . c t s . v
savePlace $DESIGN/$DESIGN . c t s /$DESIGN . c t s . p l ace
saveDes ign $DESIGN/$DESIGN . c l k . enc
## route . cmd ( route g l oba l and d e t a i l s i g n a l networks ) ########################
## ( rout ing i s t iming and SI dr iven )
#r e s to r eDes i gn $DESIGN/$DESIGN . c l k . enc . dat $D ENTITY
routeDes ign −g l o b a lD e t a i l
saveDes ign $DESIGN/$DESIGN . par . enc
## f i l l . cmd ( add f i l l e r c e l l s ) ################################################
#res to r eDes i gn $DESIGN/$DESIGN . par . enc . dat $D ENTITY
addF i l l e r −c e l l FILL16MVH FILL1MVH FILL2MVH FILL8MVH FILL4MVH FILL32MVH FILL64MVH −
p r e f i x FILL −markFixed
saveDes ign $DESIGN/$DESIGN . f i l l . enc
## save . cmd ( wr i te des i gn to de f f i l e & save f i n a l v e r s i on ) ###################
#res to r eDes i gn $DESIGN/$DESIGN . f i l l . enc . dat $DESIGN
g l oba l dbgLefDefOutVersion
s e t dbgLefDefOutVersion 5 . 5
defOut − f l o o r p l a n −n e t l i s t −r out ing $DESIGN/$DESIGN . de f
s e t dbgLefDefOutVersion NULL
saveDes ign $DESIGN/$DESIGN . enc
## v e r i f y . cmd ( check & v e r i f y des i gn ; wr i te n e t l i s t ) ##########################
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#res to r eDes i gn $DESIGN/$DESIGN . enc . dat $D ENTITY
checkDesign −o u t f i l e $DESIGN/$DESIGN . checkDesign . rpt −i o −n e t l i s t −phys i c a lL i b r a r y −
powerGround −t i eH i l o −t im ingL ibrary − f l o o r p l a n −place −noHtml
#ver i fyGeometry −r epor t $DESIGN/$DESIGN . geom . rpt −area { 176.0 176.0 2946.0 2946.0 }
ver i fyGeometry −r epor t $DESIGN/$DESIGN . geom . rpt
#ver i f yMeta lDens i ty − l a y e r s { OL LD } −r e p o r t f i l e $DESIGN/$DESIGN . dens i ty . rpt
v e r i f yConnec t i v i t y −r epor t $DESIGN/$DESIGN . conn . rpt −type a l l −e r r o r 1000 −warning 50
ver i f yProcessAntenna − r e p o r t f i l e $DESIGN/$DESIGN . antenna . rpt − l e f f i l e $DESIGN/$DESIGN
. antenna . l e f −e r r o r 10000
v io l a t i onBrowserReport −r epor t $DESIGN/$DESIGN . v i o l . rpt
timeDesign −postRoute −outDir $DESIGN/$DESIGN . timingReports
r epo r t t im ing > $DESIGN/$DESIGN . timingReports / r epo r t t im ing . rpt
check t iming >> $DESIGN/$DESIGN . timingReports / check t iming . rpt
summaryReport −outd i r . /$DESIGN −o u t f i l e . /$DESIGN/$DESIGN . summary . rpt
genPinText $DESIGN/LVS. txt −c e l l s {*}
s a v eN e t l i s t $DESIGN/LVS. v −includePowerGround −phys
e x i t
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C.3 First Encounter R© Configuration File ([design].conf)
s e t INP 16
s e t COEFF 14
s e t TAP 101
s e t ROM 256
##se t CNR ””
##se t CNR s s t t 1p08v 125c
##se t CNR ss 1p08v 125c
s e t CNR f f 1p32v 125c
##se t STD LIB [90 nm s td c e l l s ] t t 1p2v 25c . l i b
##se t STD LIB [90 nm s td c e l l s ] s s 1p08v 125c . l i b
s e t STD LIB [90 nm s td c e l l s ] f f 1p32v 125c . l i b
##se t IO LIB [90 nm i o c e l l s ] t t 1p2v 2p5v 2p5v 25c . l i b
##se t IO LIB [90 nm i o c e l l s ] s s 1p08v 2p3v 2p3v 125c . l i b
s e t IO LIB [90 nm i o c e l l s ] f f 1p32v 2p7v 2p7v 125c . l i b
##se t ROM LIB tt 1p20v 25c syn . l i b
##se t ROM LIB ss 1p08v 125c syn . l i b
s e t ROM LIB f f 1p32v 125c s yn . l i b
s e t CKT LEF ” . . / [ t e c h n f i l e s d i r ] / [ 9 0 nm rc va lues ] . l e f . . / [ t e c h n f i l e s d i r ] / [ 9 0
nm s td ce l l mac r o s ] . l e f . . / [ t e c h n f i l e s d i r ] / [ 9 0 nm i o c e l l mac r o s ] . l e f ”
################################################
set U
s e t D ENTITY DRFM $INP$U$COEFF$U$TAP$U$ROM
set DESIGN $D ENTITY$CNR
g l oba l rda Input
s e t cwd .
s e t rda Input ( import mode ) {−treatUndef inedCel lAsBbox 0 −keepEmptyModule 1 −
useLefDef56 1 }
s e t rda Input ( u i n e t l i s t ) ” d e s f i l e s /$DESIGN . v”
s e t rda Input ( u i n e t l i s t t y p e ) {Ver i l og }
s e t rda Input ( u i r t l l i s t ) ””
s e t rda Input ( u i i lmd i r ) ””
s e t rda Input ( u i i l m l i s t ) ””
s e t rda Input ( u i i lm s p e f ) ””
s e t rda Input ( u i s e t t o p ) {0}
s e t rda Input ( u i t o p c e l l ) {}
s e t rda Input ( u i c e l l l i b ) ””
s e t rda Input ( u i i o l i b ) ””
s e t rda Input ( u i a r e a i o l i b ) ””
s e t rda Input ( u i b l k l i b ) ””
s e t rda Input ( u i kbox l i b ) ””
s e t rda Input ( u i g d s f i l e ) ””
s e t rda Input ( u i o a o a 2 l e f v e r s i o n ) {}
s e t rda Input ( u i v i e w d e f i n i t i o n f i l e ) ””
s e t rda Input ( u i t ime l i b ,max) ””
s e t rda Input ( u i t ime l i b , min ) ””
s e t rda Input ( u i t im e l i b ) ” . . / [ t e c h n f i l e s d i r ] / $STD LIB . . / [ t e c h n f i l e s d i r ] / $IO LIB
. . / rom/rom $INP$U$ROM/ipsinRom $ROM LIB . . / rom/rom $INP$U$ROM/ipcosRom $ROM LIB”
s e t rda Input ( ui smodDef ) ””
s e t rda Input ( ui smodData ) ””
s e t rda Input ( ui dpath ) ””
s e t rda Input ( u i t e c h f i l e ) ””
s e t rda Input ( u i i o f i l e ) ” d e s f i l e s /DRFM $INP$U$ROM. i o ”
s e t rda Input ( u i t im i n g c o n f i l e , f u l l ) ””
s e t rda Input ( u i t i m i n g c o n f i l e ) ” d e s f i l e s /$DESIGN . sdc ”
s e t rda Input ( u i l a t e n c y f i l e ) ””
s e t rda Input ( u i s c h e d u l i n g f i l e ) ””
s e t rda Input ( u i b u f f o o t p r i n t ) { [ Bu f f e r Ce l l x18 ]}
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s e t rda Input ( u i d e l a y f o o t p r i n t ) {}
s e t rda Input ( u i i n v f o o t p r i n t ) { [ I nv e r t e r Ce l l x8 ]}
s e t rda Input ( u i l e f f i l e ) ”$CKT LEF . . / rom/rom $INP$U$ROM/ipsinRom . v c l e f . . / rom/
rom $INP$U$ROM/ipcosRom . v c l e f ”
s e t rda Input ( u i c t s c e l l f o o t p r i n t ) {}
s e t rda Input ( u i c t s c e l l l i s t ) {}
s e t rda Input ( u i c o r e c n t l ) { aspect }
s e t rda Input ( u i a s p e c t r a t i o ) {1.0}
s e t rda Input ( u i c o r e u t i l ) {0.7}
s e t rda Input ( u i c o r e h e i g h t ) {}
s e t rda Input ( u i co r e w i d th ) {}
s e t rda Input ( u i c o r e t o l e f t ) {}
s e t rda Input ( u i c o r e t o r i g h t ) {}
s e t rda Input ( u i c o r e t o t op ) {}
s e t rda Input ( u i co r e to bo t tom ) {}
s e t rda Input ( u i max i o he i gh t ) {0}
s e t rda Input ( u i r ow he i gh t ) {}
s e t rda Input ( u i i sHorTrackHal fP i tch ) {0}
s e t rda Input ( u i i sVerTrackHal fP i tch ) {1}
s e t rda Input ( u i i oO r i ) {R0}
s e t rda Input ( u i i sOr i gCen te r ) {0}
s e t rda Input ( u i i sVe r t i c a lRow ) {0}
s e t rda Input ( u i e x c n e t ) ””
s e t rda Input ( u i d e l a y l i m i t ) {1000}
s e t rda Input ( u i n e t d e l a y ) {1000.0 ps}
s e t rda Input ( u i n e t l o ad ) {0 . 5 pf }
s e t rda Input ( u i i n t r a n d e l a y ) {0 . 0 ps}
s e t rda Input ( u i c a p t b l f i l e ) ””
s e t rda Input ( u i d e f c a p s c a l e ) {1.0}
s e t rda Input ( u i d e t c ap s c a l e ) {1.0}
s e t rda Input ( u i x c ap s c a l e ) {1.0}
s e t rda Input ( u i r e s s c a l e ) {1.0}
s e t rda Input ( u i s h r s c a l e ) {1.0}
s e t rda Input ( u i r e l c t h r e s h ) {0.03}
s e t rda Input ( u i t o t c t h r e s h ) {5.0}
s e t rda Input ( u i t ime un i t ) {none}
s e t rda Input ( u i cap un i t ) {}
s e t rda Input ( u i o a r e f l i b ) ””
s e t rda Input ( u i oa abs tractname ) {}
s e t rda Input ( ui oa layoutname ) {}
s e t rda Input ( u i s i g s t o rm l i b ) ””
s e t rda Input ( u i c d b f i l e , min ) ””
s e t rda Input ( u i c d b f i l e ,max) ””
s e t rda Input ( u i c d b f i l e ) ””
s e t rda Input ( u i e c h o f i l e , min ) ””
s e t rda Input ( u i e c h o f i l e ,max) ””
s e t rda Input ( u i e c h o f i l e ) ””
s e t rda Input ( u i x t w f f i l e ) ””
s e t rda Input ( u i q x t e c h f i l e ) ””
s e t rda Input ( u i q x l a y e rmap f i l e ) ””
s e t rda Input ( u i q x l i b f i l e ) ””
s e t rda Input ( u i q x c o n f f i l e ) ””
s e t rda Input ( ui pwrnet ) {VDD}
s e t rda Input ( u i gndnet ) {VSS}
s e t rda Input ( f l i p f i r s t ) {1}
s e t rda Input ( double back ) {1}
s e t rda Input ( a s s i g n b u f f e r ) {1}
s e t rda Input ( u i pg connec t i on s ) ””
s e t rda Input ( u i g e n f o o t p r i n t ) {0}
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C.4 First Encounter R© I/O File DRFM 16 256.io
# Chip South Side
O f f s e t : 0 .000
Spacing : 0 .000
Pad : GCNRS S [ Corner Pad Name ]
Pad : GHIL Q OUT 15 S [ Output Pad Name ]
Pad : GHIL Q OUT 14 S [ Output Pad Name ]
Pad : GHIL Q OUT 13 S [ Output Pad Name ]
Pad : GHIL Q OUT 12 S [ Output Pad Name ]
Pad : GHIL Q OUT 11 S [ Output Pad Name ]
Pad : GHIL Q OUT 10 S [ Output Pad Name ]
Pad : GHIL Q OUT 9 S [ Output Pad Name ]
Pad : GHIL Q OUT 8 S [ Output Pad Name ]
Pad : GHIL Q OUT 7 S [ Output Pad Name ]
Pad : GHIL Q OUT 6 S [ Output Pad Name ]
Pad : GHIL Q OUT 5 S [ Output Pad Name ]
Pad : GHIL Q OUT 4 S [ Output Pad Name ]
Pad : GHIL Q OUT 3 S [ Output Pad Name ]
Pad : GHIL Q OUT 2 S [ Output Pad Name ]
Pad : GHIL Q OUT 1 S [ Output Pad Name ]
Pad : GHIL Q OUT 0 S [ Output Pad Name ]
Pad : GROM COS OUT 0 S [ Output Pad Name ]
Pad : GROM COS OUT 1 S [ Output Pad Name ]
Pad : GROM COS OUT 2 S [ Output Pad Name ]
Pad : GROM COS OUT 3 S [ Output Pad Name ]
Pad : GROM COS OUT 4 S [ Output Pad Name ]
Pad : GROM COS OUT 5 S [ Output Pad Name ]
Pad : GROM COS OUT 6 S [ Output Pad Name ]
Pad : GROM COS OUT 7 S [ Output Pad Name ]
Pad : GDVSSS S [ Pad−VSS Pad ]
Pad : GDVDDS S [ Pad−VDD Pad ]
# Chip West Side
O f f s e t : 174.000
Spacing : 0 .000
Pad : GADC IN 15 W [ Input Pad Name ]
Pad : GADC IN 14 W [ Input Pad Name ]
Pad : GADC IN 13 W [ Input Pad Name ]
Pad : GADC IN 12 W [ Input Pad Name ]
Pad : GADC IN 11 W [ Input Pad Name ]
Pad : GADC IN 10 W [ Input Pad Name ]
Pad : GADC IN 9 W [ Input Pad Name ]
Pad : GADC IN 8 W [ Input Pad Name ]
Pad : GADC IN 7 W [ Input Pad Name ]
Pad : GADC IN 6 W [ Input Pad Name ]
Pad : GVSSW W [VSS Pad ]
Pad : GVDDW W [VDD Pad ]
Pad : GADC IN 5 W [ Input Pad Name ]
Pad : GADC IN 4 W [ Input Pad Name ]
Pad : GADC IN 3 W [ Input Pad Name ]
Pad : GADC IN 2 W [ Input Pad Name ]
Pad : GADC IN 1 W [ Input Pad Name ]
Pad : GADC IN 0 W [ Input Pad Name ]
Pad : GCLK W [ Input Pad Name ]
Pad : GRST IN W [ Input Pad Name ]
Pad : GIE W [ Input Enable Pad ]
Pad : GMUX S W [ Input Pad Name ]
Pad : GADD SUB S W [ Input Pad Name ]
O f f s e t : 1926.000
Pad : GDVSSW W [Pad−VSS Pad ]
Pad : GDVDDW W [Pad−VDD Pad ]
Pad : GCNRW W [ Corner Pad Name ]
135
# Chip East Side
O f f s e t : 0 .000
Spacing : 0 .000
Pad : GCNRE E [ Corner Pad Name ]
Pad : GDRFM OUT 15 E [ Output Pad Name ]
Pad : GDRFM OUT 14 E [ Output Pad Name ]
Pad : GDRFM OUT 13 E [ Output Pad Name ]
Pad : GDRFM OUT 12 E [ Output Pad Name ]
Pad : GDRFM OUT 11 E [ Output Pad Name ]
Pad : GDRFM OUT 10 E [ Output Pad Name ]
Pad : GDRFMOUT 9 E [ Output Pad Name ]
Pad : GDRFMOUT 8 E [ Output Pad Name ]
Pad : GDRFMOUT 7 E [ Output Pad Name ]
Pad : GDRFMOUT 6 E [ Output Pad Name ]
Pad : GDRFMOUT 5 E [ Output Pad Name ]
Pad : GVSSE E [VSS Pad ]
Pad : GVDDE E [VDD Pad ]
Pad : GDRFMOUT 4 E [ Output Pad Name ]
Pad : GDRFMOUT 3 E [ Output Pad Name ]
Pad : GDRFMOUT 2 E [ Output Pad Name ]
Pad : GDRFMOUT 1 E [ Output Pad Name ]
Pad : GDRFMOUT 0 E [ Output Pad Name ]
Pad : GROM COS OUT 15 E [ Output Pad Name ]
Pad : GROM COS OUT 14 E [ Output Pad Name ]
Pad : GROM COS OUT 13 E [ Output Pad Name ]
Pad : GROM COS OUT 12 E [ Output Pad Name ]
Pad : GROM COS OUT 11 E [ Output Pad Name ]
Pad : GROM COS OUT 10 E [ Output Pad Name ]
Pad : GROM COS OUT 9 E [ Output Pad Name ]
Pad : GROM COS OUT 8 E [ Output Pad Name ]
# Chip North Side
O f f s e t : 174.000
Spacing : 0 .000
Pad : GFc IN 7 N [ Input Pad Name ]
Pad : GFc IN 6 N [ Input Pad Name ]
Pad : GFc IN 5 N [ Input Pad Name ]
Pad : GFc IN 4 N [ Input Pad Name ]
Pad : GFc IN 3 N [ Input Pad Name ]
Pad : GFc IN 2 N [ Input Pad Name ]
Pad : GFc IN 1 N [ Input Pad Name ]
Pad : GFc IN 0 N [ Input Pad Name ]
Pad : GMUX OUT 15 N [ Output Pad Name ]
Pad : GMUX OUT 14 N [ Output Pad Name ]
Pad : GMUX OUT 13 N [ Output Pad Name ]
Pad : GMUX OUT 12 N [ Output Pad Name ]
Pad : GVSSN N [VSS Pad ]
Pad : GVDDN N [VDD Pad ]
Pad : GMUX OUT 11 N [ Output Pad Name ]
Pad : GMUX OUT 10 N [ Output Pad Name ]
Pad : GMUX OUT 9 N [ Output Pad Name ]
Pad : GMUX OUT 8 N [ Output Pad Name ]
Pad : GMUX OUT 7 N [ Output Pad Name ]
Pad : GMUX OUT 6 N [ Output Pad Name ]
Pad : GMUX OUT 5 N [ Output Pad Name ]
Pad : GMUX OUT 4 N [ Output Pad Name ]
Pad : GMUX OUT 3 N [ Output Pad Name ]
Pad : GMUX OUT 2 N [ Output Pad Name ]
Pad : GMUX OUT 1 N [ Output Pad Name ]
Pad : GMUX OUT 0 N [ Output Pad Name ]
Pad : GCNRN N [ Corner Pad Name ]
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C.5 NCSIM R© Simulation Script
# UNIX−s h e l l s c r i p t f o r s imulat ing de s i gn s .
#! / bin /csh
sour ce s et cadence s im env
# Set b i t widths (CLA = 2x INP) , no . o f taps , ROM s i z e ,
# and cha r a c t e r i z a t i o n corner ( i gnor ed f o r behav iora l s imulat i on ) :
s e tenv INP 16 # number o f input b i t s
s e tenv CLA 32 # car ry lookahead adder l a b e l (2 x INP)
setenv COEFF 14 # number o f c o e f f i c i e n t b i t s
s e tenv TAP 101 # number o f f i l t e r taps
s etenv ROM 256 # number o f ROM words used
setenv NF 8 # number o f b i t s f o r Fc f a c t o r ( l og2 (ROM) )
#setenv CNR ”” # cha r a c t e r i z a t i o n corner (”” f o r t y p i c a l )
##setenv CNR ss 1p08v 125c # ( f o r DRFM 16 14 101 256 ss . . . )
s e tenv CNR f f 1p32v 125c # ( f o r DRFM 16 14 101 256 tt . . . )
s e tenv CP 65.104167 # c l k per i od ( ns )
s e tenv CP INCR 0 # CP increments f o r t e s t i n g c l k ( ns )
s e tenv Fin 750.0 e3 # i n i t i a l input f r eq (Hz)
setenv Fc 50 # ct r f r eq f a c t o r (1 to ROM/2) => Fc/4*ROM*CP Hz
setenv F INCR 150.0 e3 # input f r eq increments f o r sweep t e s t (Hz)
s etenv N FREQ 41 # number o f f r eq ’ s f o r sweep t e s t
s e tenv USB 1 # sideband s e l e c t ( ’ 1 ’ i s USB)
# Set s imulat i on types NOT wanted to ”#”:
s e tenv BEH ”#”
setenv SYN ””
setenv PAR ”#”
#################################
setenv D ENTITY DRFM $INP” ”$COEFF” ”$TAP” ”$ROM
setenv DESIGN $D ENTITY$CNR
echo ”$DESIGN”
echo$BEH setenv EXT ””$SYN setenv EXT ” syn ”$PAR setenv EXT ” par ”
# Make a temporary new t e s t bench f i l e ( and update names and va r i a b l e s )
cp . . / s r c /1DRFM tb template . vhd . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /DRFM entity /$D ENTITY/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /\ .\/ drfm /\ .\/$DESIGN$EXT\/drfm /g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /INP num/$INP/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /COEFF num/$COEFF/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /TAP num/$TAP/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /ROM num/$ROM/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /NF num/$NF/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /CP num/$CP/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /Fin num/$Fin/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /Fc num/$Fc/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /FINC num/$F INCR/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /NFRQ num/$N FREQ/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /CPINC num/$CP INCR/g” . . / s r c /$DESIGN” ”tb . vhd
pe r l −pi −e ” s /USB num/$USB/g” . . / s r c /$DESIGN” ”tb . vhd
# Make d i r e c to r y f o r r e s u l t s
mkdir $DESIGN$EXT
# Remove old f i l e s
rm * . l og
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rm −r f * . r c f
rm −r f INCA libs
# Link to ROM’ s . r c f f i l e s
l n −s . . / rom/rom $INP” ”$ROM/ ipcosRom ver i l og . r c f
l n −s . . / rom/rom $INP” ”$ROM/ ips inRom ver i l og . r c f
# I /O PAD MODELS
ncvhdl −64BIT −NOCOPYRIGHT −MESSAGES . . / [ t e c h n f i l e s d i r ] / [ 9 0 nm i o c e l l s ] vhd l . vhd
# BEHAVIORAL SIMULATION :$BEH ncvhdl −64BIT −NOCOPYRIGHT −MESSAGES . . / gen/syn . vhd . . / gen/add2 $INP” ”$INP . vhd
. . / gen /csa $INP ” ”$INP . vhd . . / gen/cla$CLA . vhd . . / gen/wtm $INP” ”$INP” ” 1 . vhd$BEH ncvhdl −64BIT −NOCOPYRIGHT −MESSAGES . . / gen/hilbert NT$TAP” ”NC$COEFF. vhd$BEH ncvhdl −64BIT −NOCOPYRIGHT −MESSAGES . . / s r c /rom wrapper $ROM . vhd . . / s r c /mixer .
vhd . . / s r c /$D ENTITY. vhd
# SYNTHESIZED SIMULATION :$SYN cat . / t ime s ca l e . txt . . / enc / d e s f i l e s /$DESIGN . v > . / r t l n e t l i s t s /$DESIGN . v$SYN ncvlog −64BIT −NOCOPYRIGHT −MESSAGES . . / [ t e c h n f i l e s d i r ] / cms9f lprvt m . v$SYN ncvlog −64BIT −NOCOPYRIGHT −MESSAGES . / r t l n e t l i s t s /$DESIGN . v
# POST−PAR SIMULATION :$PAR cat . / t ime s ca l e . txt . . / enc /$DESIGN/$DESIGN . enc . dat /$D ENTITY. v > . / e n c n e t l i s t s /$DESIGN” ”enc . v$PAR ncvlog −64BIT −NOCOPYRIGHT −MESSAGES . . / [ t e c h n f i l e s d i r ] / cms9f lprvt m . v$PAR ncvlog −64BIT −NOCOPYRIGHT −MESSAGES . / e n c n e t l i s t s /$DESIGN” ”enc . v
# ROM MODELS:
ncvlog −64BIT −NOCOPYRIGHT −MESSAGES . . / rom/rom $INP” ”$ROM/ipcosRom . v . . / rom/
rom $INP” ”$ROM/ipsinRom . v
# ELABORATION & SIMULATION :
ncvhdl −64BIT −NOCOPYRIGHT −MESSAGES . . / s r c /$DESIGN” ”tb . vhd
ncelab −64BIT −NOCOPYRIGHT −MESSAGES CFG TB −acc e s s rwc
ncsim −64BIT −MESSAGES CFG TB
rm . . / s r c /$DESIGN” ”tb . vhd
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Appendix D. MATLAB R© Scripts
D.1 Math Model and Frequency Sweep Plotting
%% drfm .m
% Ca l cu l a t e s and p l o t s DRFM s i g n a l s and spur f r e e dynamic range (SFDR)
% ( both in dBc) in f r equecy domain f o r given parameters and data f i l e s .
% Data and parameter f i l e s are assumed to have been generated by the DRFM
% te s t bench s imulat i on .
%
% Or i g i na l c r eated by Thomas Pemberton , Wright State Univer s i ty graduate
% student . Modi f i cat i on by Thomas Hopkins , Wright State Univer s i ty ,
% spr ing /summer 2010.
c l o s e a l l ;
c l e a r a l l ; c l c ;
%% s e l e c t f o l d e r and data sour ce
des i gn = ’ DRFM 16 14 101 256 syn ’
d a t a f i l e = ’drfm DRFM OUT. txt ’ ;
use MATLAB = 0 ; % ’1 ’ to use MATLAB to generate data
qntz = 1 ; % ’1 ’ to quant i ze MATLAB data
dbFloor = −140; % lowes t p l o t l e v e l ( dBc)
%% load parameters
pa r am f i l e = ’drfm param MATLAB. txt ’ ; %generated by t e s t bench
p = load ( f u l l f i l e ( des ign , pa r am f i l e ) ) ;
%% as s i gn MATLAB data parameters
i f use MATLAB
NI = p (1) ; % number o f input b i t s
NC = p(13) ; % number o f c o e f f . b i t s
NT = p(14) ; % number o f taps
ROM = p(2) ; % number o f words used in ROM
Ts = p (3) ; % sampling per i od used ( s )
f 1 = p (4) ; % i n i t i a l input f r eq#1 (Hz)
f 2 = p (5) ; % i n i t i a l input f r eq#2 (Hz)
Fc = p (6) ; % center f r equency f a c t o r ( from 1 to ROM/2)
f i n c r = p (7) ; % input f r eq . increments (Hz)
N = p (8) ; % number o f data po ints f o r each input f r eq .
N freq = p (9) ; % number o f input f r e q s . i n sweep
A1 = p (10) ; % amplitude o f input#1
A2 = p (11) ; % amplitude o f input#2
USB = p(12) ; % sideband s e l e c t : ’ 1 ’ f o r USB, ’ 0 ’ f o r LSB
%% as s i gn f i l e data parameters
e l s e
NI = p (1) ; % number o f input b i t s
ROM = p(2) ; % number o f words used in ROM
Ts = p (3) ; % sampling per i od used ( s )
f 1 = p (4) ; % i n i t i a l input f r eq#1 (Hz)
f 2 = p (5) ; % i n i t i a l input f r eq#2 (Hz)
Fc = p (6) ; % center f r equency f a c t o r ( from 1 to ROM)
f i n c r = p (7) ; % input f r eq . increments (Hz)
N = p (8) ; % number o f data po ints f o r each input f r eq .
N freq = p (9) ; % number o f input f r e q s . i n sweep
A1 = p (10) ; % amplitude o f input#1
A2 = p (11) ; % ampl i ture o f input#2
USB = p(12) ; % sideband s e l e c t : ’ 1 ’ f o r USB, ’ 0 ’ f o r LSB
139
end
%% setup i n t e r n a l parameters and va r i a b l e s
d l abe l = s t r r ep ( des ign , ’ ’ , ’ \ ’ ) ; % convert des i gn to l a b e l f o r p l o t t i t l e
i f use MATLAB
t i t l = ’MATLAB( r ) Model ’ ;
e l s e
t i t l = ’ ’ ;
end
%Nff = 2ˆnextpow2 (N) ; % makes N the next l a r g e s t f a c t o r o f 2 ( f o r f f t )
Fc hz = Fc/(Ts*4*ROM) ; % center / s h i f t f r equency (Hz)
Fs = 1/Ts ; % sampling / c l ock f r eq
f s t e p = Fs/N; % f r eq p l o t s tep s i z e
f = 0 : f s t e p : Fs/2− f s t e p ; % output f r eq range (0 − Fs/2) to p l o t
Fin = f1 : f i n c r : f 1 + ( N freq −1)* f i n c r ; % input f r eq sweep range to p l o t
i f USB
SB = ’USB ’ ;
e l s e
SB = ’LSB ’ ;
end
% text f o r x l abe l :
i npu t r ange tx t = [ ’ from ’ , num2str ( f1 , ’%3.0 f ’ ) , ’ to ’ , num2str ( ( f 1+f i n c r *( N freq −1) ) ,
’%3.0 f ’ ) , ’ Hz , every ’ , num2str ( f i n c r , ’%3.0 f ’ ) , ’ Hz ’ ] ;
%% generate data with MATLAB
i f use MATLAB
q = quant i ze r ( ’mode ’ , ’ f i x ed ’ , ’ roundmode ’ , ’ f l o o r ’ , ’ format ’ , [ NI , NI−1]) ;
qh = quant i ze r ( ’mode ’ , ’ f i x ed ’ , ’ roundmode ’ , ’ f l o o r ’ , ’ format ’ , [NC,NC−1]) ;
%warning ( ’ o f f ’ , ’ l a s t ’ ) ;
extra = 400 ; % extra number o f adc in to keep f i l t e r ” r e g i s t e r ” f u l l
M = N + extra ;
K = 1 : M;
addr = ze r o s (1 , N freq *N) ;
% Generate H i l b e r t f i l t e r c o e f f s .
n = −(NT−1) /2 : (NT−1) /2 ;
h = 2*( s i n ( p i .*n/2) ) . ˆ 2 . / ( p i .*n) ;
f o r i =1:NT
i f rem( i , 2 ) ˜= 0 , h ( i ) =0; end
end
i f qntz , h = quant i ze (qh , h ) ; end
adc in = [ ] ;
f o r i = 1 : N freq
% ADC
W1 = ( f1 + ( i −1)* f i n c r ) *2* pi ;
W2 = ( f2 + ( i −1)* f i n c r ) *2* pi ;
adc = A1.* s i n (W1.*K*Ts) + A2.* s i n (W2.*K*Ts ) ;
i f qntz , adc = quant i ze (q , adc ) ; end
adc in = [ adc in adc ( extra/2+1 : end − extra /2) ] ; % f o r p l o t
% HILBERT FILTER ( D i s c r e t e H i l b e r t Transform)
Q = conv (h , adc ) ;
Q = Q( extra/2+1 + (NT−1)/2 : end − extra /2 − (NT−1)/2) ;
I = adc ( extra /2+1 : end − extra /2) ; % both Q & I now length N
i f qntz , Q = quant i ze (q ,Q) ; end
i f qntz , I = quant i ze (q , I ) ; end
% ROM’ s
J=1:N;
addr = mod(Fc . * ( J−1) , 4*ROM) ;
co s i n e = cos (2* pi .* addr . / (4*ROM) ) ;
s i n e = s i n (2* pi .* addr . / (4*ROM) ) ;
i f qntz , c o s i n e = quant i ze (q , c o s i n e ) ; end
i f qntz , s i n e = quant i ze (q , s i n e ) ; end
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% MIXER
mult1 = I .* co s i n e ;
mult2 = Q.* s i n e ;
i f qntz , mult1 = quant i ze (q , mult1 ) ; end
i f qntz , mult2 = quant i ze (q , mult2 ) ; end
sum1 = mult1 + mult2 ; %LSB
sum2 = mult1 − mult2 ; %USB
i f qntz , sum1 = quant i ze (q , sum1) ; end
i f qntz , sum2 = quant i ze (q , sum2) ; end
i f USB
data (1+( i −1)*N : i *N, 1 ) = sum2( l ength ( I )−N+1: l ength ( I ) ) ’ ; %upper SB
e l s e
data (1+( i −1)*N : i *N, 1 ) = sum1( l ength ( I )−N+1: l ength ( I ) ) ’ ; %lower SB
end
end
adc in = adc in ’ ;
%data=adc in ( 1 :N) ’ ;
%data=cos ine ’ ;
%data=mult1 ’ ;
%% load data from s imulat i on f i l e s
e l s e
adc in = load ( f u l l f i l e ( des ign , ’ drfm ADC IN . txt ’ ) ) ;
%I = load ( f u l l f i l e ( des ign , ’ drfm HIL I OUT . txt ’ ) ) ;
%Q = load ( f u l l f i l e ( des ign , ’ drfm HIL Q OUT . txt ’ ) ) ;
data = load ( f u l l f i l e ( des ign , d a t a f i l e ) ) ;
i f N freq ˜= length ( data ) /N
’ N freq ˜= length ( data ) /N’
break ;
end
end
%% convert data to f r eq domain and p l o t
SFDR = ze r o s (4 , N freq ) ; % i n i t i a l i z e spur f r e e dynamic range (SFDR) data
% SFDR( 1 , : ) = Input f r equency
% SFDR( 2 , : ) = SFDR (dBc)
% SFDR( 3 , : ) = Spur f r equency
% SFDR( 4 , : ) = Spur f r eq . r e l a t i v e to input f r eq .
SFDR2 = ze r o s (4 , N freq ) ; % i n i t i a l i z e ”SFDR” data f o r 2nd peak
FF OUT = ze r o s (1 , N freq ) ; % i n i t i a l i z e output peaks ( magnitude )
FF IN = ze r o s (1 , N freq ) ; % i n i t i a l i z e input peaks ( magnitude )
SFDR IN = ze r o s (1 , N freq ) ; % i n i t i a l i z e input SFDR
SFDR( 1 , : ) = Fin ;
SFDR2( 1 , : ) = Fin ;
f o r i =1: N freq
%% truncate the data and window i t
output = data (1+( i −1)*N : i *N) .* hanning (N) ;
input = adc in (1+( i −1)*N : i *N) .* hanning (N) ;
%% perform N−pt FFT and put in dBc (dB in r e f . to c a r r i e r , i . e . max . output )
f f o u t = abs ( f f t ( output ,N) ) ;
f f i n = abs ( f f t ( input ,N) ) ;
f f o u t d = 20* l og10 ( f f o u t /max( f f o u t ) ) ;
f f i n d = 20* l og10 ( f f i n /max( f f i n ) ) ;
%% s to r e max peak ( magnitude )
n = f i nd ( f f o u t d==0) ;
FF OUT( i ) = f f o u t (n (1) ) ;
n1 = f i nd ( f f i n d==0) ;
FF IN( i ) = f f i n ( n1 (1) ) ;
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%% sto r e spur f r e e dynamic range (SFDR)
outpks = f indpeaks ( f f o u t d ( 1 :N/2) ) ;
b = so r t ( [ f f o u t d (1) outpks ] , ’ descend ’ ) ;
f o r j = 1 : l ength (b )
i f b( j ) ˜=0, break ; end
end
i f b( j )==0, SFDR(2 , i ) =500; %r ep r e s en t i ng i n f i n i t y
e l s e SFDR(2 , i )=abs (b( j ) ) ; end
x=f i nd ( f f o u t d==b( j ) ) ;
SFDR(3 , i )=f s t e p *( x (1)−1) ;
SFDR(4 , i )=SFDR(3 , i )−SFDR(1 , i ) ;
i f qntz
SFDR2(2 , i )=abs (b( j +1) ) ; %SFDR to 2nd peak
x=f i nd ( f f o u t d==b( j+1) ) ;
SFDR2(3 , i )=f s t e p *( x (1)−1) ;
SFDR2(4 , i )=SFDR2(3 , i )−SFDR2(1 , i ) ;
end
inpks = f indpeaks ( f f i n d ) ;
c = so r t ( [ f f i n d (1) inpks ] , ’ descend ’ ) ;
f o r j = 1 : l ength ( c )
i f c ( j ) ˜=0, break ; end
end
i f c ( j )==0, SFDR IN( i ) =500; %r ep r e s en t i ng i n f i n i t y
e l s e SFDR IN( i )=abs ( c ( j ) ) ; end
%% des i gn the x l a b e l s f o r the p l o t s
l a b e l s = [ ] ;
f o r i i =0:Fs /16 : Fs/2
a = f l o o r ( ( ( i i /1 e6 ) *1 e3 ) ) /1 e3 ;
l a b e l s = [ l a b e l s a ] ;
end
%% pl o t output spectrum (dBc)
f i g u r e ; p l o t ( f , f f i n d ( 1 :N/2) , ’ r ’ ) ; hold on ;
p l o t ( f , f f o u t d ( 1 :N/2) ) ;
l egend ( ’DRFM Input ’ , ’DRFM Output ’ ) ;
t i t l e ( [ t i t l , d l abe l , ’ [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’ Hz ; Fc=’ , num2str ( Fc hz , ’%3.0 f ’ ) , ’ Hz
; ’ ,SB , ’ ] ’ ] ) ;
ax i s ( [ 0 Fs/2 dbFloor 10 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( ’ Frequency (MHz) ’ ) ;
y l abe l ( ’ (dBc) ’ ) ;
%pause
end ;
%% p l o t input f r eq vs output peak (dBc)
FF OUTD = 20* l og10 (FF OUT/max(FF OUT) ) ;
FF IND = 20* l og10 (FF IN/max(FF IN) ) ;
f i g u r e ; p l o t ( Fin ,FF OUTD, ’−o ’ ) ; hold on ;
p l o t ( Fin , FF IND , ’ r−o ’ ) ;
t i t l e ( [ t i t l , d l abe l , ’ [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ , num2str ( Fc hz , ’ %3.0 f ’ ) , ’Hz ] ’
] ) ;
ax i s ( [ 0 Fs/2 (min (FF OUTD)−5) (max(FF OUTD)+2) ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( ’ Input Frequency (MHz) ’ ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t input f r eq vs SFDR
f i g u r e ; p l o t ( Fin , SFDR IN , ’ r−o ’ ) ; hold on ;
p l o t ( Fin ,SFDR( 2 , : ) , ’−o ’ ) ;
l egend ( ’ADC\ IN ’ , d l abe l ) ;
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t i t l e ( [ t i t l , ’SFDR [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’ Hz ; Fc=’ , num2str ( Fc hz , ’%3.0 f ’ ) , ’ Hz ] ’
] ) ;
ax i s ( [ 0 Fs/2 (min (SFDR( 2 , : ) )−5) (max(SFDR IN)+5) ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
%% wr i te sweep data to f i l e s
peak ( 1 , : )=Fin ;
peak ( 2 , : )=FF OUTD;
s f d r=SFDR;
s f d r 2=SFDR2;
i f use MATLAB
i f qntz
p e a k f i l e=’ peak matlab . txt ’ ;
s f d r f i l e=’ s fdr mat l ab . txt ’ ;
s f d r 2 f i l e= ’ s fdr2 mat l ab . txt ’ ;
e l s e
p e a k f i l e=’ peak matlab noqntz . txt ’ ;
s f d r f i l e=’ s fdr mat l ab noqntz . txt ’ ;
s f d r 2 f i l e= ’ s fdr2 mat l ab noqntz . txt ’ ;
end
e l s e
p e a k f i l e= ’ peak . txt ’ ;
s f d r f i l e= ’ s f d r . txt ’ ;
s f d r 2 f i l e=’ s f d r 2 . txt ’ ;
end
dlmwrite ( f u l l f i l e ( des ign , p e a k f i l e ) , peak , ’ newl ine ’ , ’ pc ’ ) ;
dlmwrite ( f u l l f i l e ( des ign , s f d r f i l e ) , s f dr , ’ newl ine ’ , ’ pc ’ ) ;
dlmwrite ( f u l l f i l e ( des ign , s f d r 2 f i l e ) , s f dr2 , ’ newl ine ’ , ’ pc ’ ) ;
% %% pl o t time domain sample
% T=Ts*10ˆ6;
% t=0:T:T*N−T;
% adc in1=adc in /2ˆ(NI−1) ;
% data1=data /2ˆ(NI−1) ;
% f i g u r e ; subp lot (211) ; p l o t ( t , adc in1 ( 1 :N) , ’ r ’ ) ;
% ax i s ( [ 0 T*100 −1.2 1 . 2 ] ) ;
% t i t l e ( [ ’ADC\ IN [ Fin= ’ , num2str ( f1 , ’%3.0 f ’ ) , ’ Hz ] ’ ] ) ;
% x l abe l ( ’ Time (\mus) ’ ) ; y l abe l ( ’ADC\ IN ’ ) ;
% subp lot (212) ; p l o t ( t , data1 ( 1 :N) ) ;
% ax i s ( [ 0 T*100 −.3 . 3 ] ) ;
% t i t l e ( [ ’DRFM\ OUT f o r ’ , d l abe l , ’ [ Fc= ’ , num2str ( Fc hz , ’%3.0 f ’ ) , ’ Hz ; Fout= ’ , num2str (
Fc hz+f1 , ’%3.0 f ’ ) , ’ Hz ] ’ ] ) ;
% x l abe l ( ’ Time (\mus) ’ ) ; y l abe l ( ’DRFM\ OUT’ ) ;
% f i g u r e ; p l o t ( 1 : 200 , I ( l ength ( I ) −199: end ) ) ; hold on ;
% p l o t (1 : 200 ,Q( l ength ( I ) −199: l ength ( I ) ) , ’ : r ’ ) ;
% t i t l e ( ’ I and Q s i gna l s ’ )
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D.2 Summary Plotting
%% dr fm plot .m
% Plots DRFM outputs and SFDR’ s f o r input f requency−sweeps . Freq and
% sideband parameters are assumed to be the same f o r a l l d e s i gn s .
c l o s e a l l ;
c l e a r a l l ; c l c ;
%% choose p l o t s
p l t 1 = 0 ; % output f o r s eparate de s i gn s
p l t 2 = 1 ; % output f o r des i gn comparisons
p l t 3 = 0 ; % output f o r a l l d e s i gn s
p l t 4 = 0 ; % s f d r f o r s eparate de s i gn s
p l t 5 = 1 ; % s f d r f o r des i gn comparisons
p l t5a = 1 ; % 8 , 16 , 24 input b i t s
pl t5b = 1 ; % 14 ,16 c o e f f b i t s
p l t 5 c = 1 ; % 33 , 101 , 153 taps
pl t5d = 1 ; % 128 , 256 , 512 ROM words
p l t 5 e = 1 ; % DRFM 16 14 101 256 co rne r s
p l t 5 f = 1 ; % DRFM 24 24 101 256 unpiped and piped
p l t 6 = 1 ; % s f d r f o r a l l d e s i gn s
%% l i s t d e s i gn s
b (1) = { ’ DRFM 8 8 101 256 ’ } ;
b (2) = { ’ DRFM 16 14 101 256 ’ } ;
b (3) = { ’ DRFM 16 16 101 256 ’ } ;
b (4) = { ’ DRFM 16 16 33 256 ’ } ;
b (5) = { ’ DRFM 16 16 153 256 ’ } ;
b (6) = { ’ DRFM 16 16 101 128 ’ } ;
b (7) = { ’ DRFM 16 16 101 512 ’ } ;
b (8) = { ’ DRFM 24 24 101 256 ’ } ;
b (9) = { ’ DRFM 16 14 101 256 ff 1p32v 125c ’ } ;
b (10)= { ’ DRFM 16 14 101 256 ss 1p08v 125c ’ } ;
b (11)= { ’ DRFM 24 24 101 256 1 ’ } ;
s (1 ) = { ’ DRFM 8 8 101 256 syn ’ } ;
s (2 ) = { ’ DRFM 16 14 101 256 syn ’ } ;
s (3 ) = { ’ DRFM 16 16 101 256 syn ’ } ;
s (4 ) = { ’ DRFM 16 16 33 256 syn ’ } ;
s (5 ) = { ’ DRFM 16 16 153 256 syn ’ } ;
s (6 ) = { ’ DRFM 16 16 101 128 syn ’ } ;
s (7 ) = { ’ DRFM 16 16 101 512 syn ’ } ;
s (8 ) = { ’ DRFM 24 24 101 256 syn ’ } ;
s (9 ) = { ’ DRFM 16 14 101 256 f f 1p32v 125c syn ’ } ;
s (10)= { ’ DRFM 16 14 101 256 ss 1p08v 125c syn ’ } ;
s (11)= { ’ DRFM 24 24 101 256 1 syn ’ } ;
%% load & as s i gn parameters
% assumes : same Ts & sideband were used f o r a l l des igns , and Fc was
% adjus ted p r opo r t i ona t e l y f o r changing ROM s i z e s .
p = load ( f u l l f i l e ( ’ DRFM 8 8 101 256 syn ’ , ’drfm param MATLAB. txt ’ ) ) ;
ROM = p(2) ; % number o f words used in ROM
Ts = p (3) ; % sampling per i od used ( s )
f 1 = p (4) ; % i n i t i a l input f r eq#1 (Hz)
f 2 = p (5) ; % i n i t i a l input f r eq#2 (Hz)
Fc = p (6) ; % center f r equency f a c t o r ( from 1 to ROM/2)
f i n c r = p (7) ; % input f r eq . increments (Hz)
N freq = p (9) ; % number o f input f r e q s . i n sweep
USB = p(12) ; % sideband s e l e c t : ’ 1 ’ f o r USB, ’ 0 ’ f o r LSB
i f USB
SB = ’USB ’ ;
e l s e
SB = ’LSB ’ ;
end
Fin = f1 ;
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Fc hz = Fc/(Ts*4*ROM) ;
Fs = 1/Ts ;
i npu t r ange tx t = [ ’ from ’ , num2str ( Fin , ’%3.0 f ’ ) , ’ to ’ , num2str ( ( Fin+f i n c r *( N freq −1)
) , ’%3.0 f ’ ) , ’ Hz , every ’ , num2str ( f i n c r , ’%3.0 f ’ ) , ’ Hz ’ ] ;
n = l ength (b ) ;
f o r i =1:n % convert des i gn names f o r use in t i t l e s and l egends
d( i ) ={ s t r r ep ( char (b ( i ) ) , ’ ’ , ’ \ ’ ) } ;
end
%% load data
f o r i =0:n−1
beh d i r = char (b( i +1) ) ;
s yn d i r = char ( s ( i +1) ) ;
peak beh(1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( beh di r , ’ peak . txt ’ ) ) ;
peak syn (1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’ peak . txt ’ ) ) ;
peak matlab(1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’ peak matlab . txt ’ ) ) ;
%peak matlab noqntz(1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’
peak matlab noqntz . txt ’ ) ) ;
s f d r beh (1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( beh di r , ’ s f d r . txt ’ ) , ’ , ’ , [ 0 0 1 N freq
−1]) ;
s f d r s yn (1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’ s f d r . txt ’ ) , ’ , ’ , [ 0 0 1 N freq
−1]) ;
s f dr mat l ab (1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’ s f d r mat l ab . txt ’ ) , ’ , ’ , [ 0
0 1 N freq −1]) ;
%s fdr mat l ab noqntz (1+ i *2:2+ i * 2 , : ) = dlmread ( f u l l f i l e ( syn d i r , ’
s f d r mat l ab noqntz . txt ’ ) , ’ , ’ , [ 0 0 1 N freq −1]) ;
end
%% des i gn the x l a b e l s f o r the p l o t s
l a b e l s = [ ] ;
f o r i i =0:Fs /16 : Fs/2
a = f l o o r ( ( ( i i /1 e6 ) *1 e3 ) ) /1 e3 ;
l a b e l s = [ l a b e l s a ] ;
end
%% l i n e s p e c notes f o r r e f e r e n c e
%co l o r =[ ’ r ’ ; ’ g ’ ; ’ b ’ ; ’ c ’ ; ’m’ ; ’ k ’ ; ’ r ’ ; ’ g ’ ] ;
%mark =[ ’+ ’ ; ’ o ’ ; ’ * ’ ; ’ x ’ ; ’ s ’ ; ’ d ’ ; ’ p ’ ; ’ h ’ ] ;
%l i n e = [ ’ − ’ ; ’ : ’ ; ’ − ’ ; ’ : ’ ; ’ − ’ ; ’ : ’ ; ’ − ’ ; ’ : ’ ] ;
%% p l o t outputs f o r each separate des i gn ( compare beh , syn , and matlab )
i f p l t 1
f o r i =0:n−4
f i g u r e ;
p l o t ( peak matlab(1+ i * 2 , : ) , peak matlab(2+ i * 2 , : ) , ’ : kx ’ ) ; hold a l l ;
p l o t ( peak beh(1+ i * 2 , : ) , peak beh(2+ i * 2 , : ) , ’−b . ’ ) ; hold a l l ;
p l o t ( peak syn (1+ i * 2 , : ) , peak syn (2+ i * 2 , : ) , ’−ro ’ ) ; hold a l l ;
l egend ( ’MATLAB( r ) ’ , ’RTL Code ’ , ’Gate−Level N e t l i s t ’ , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ char (d( i +1) ) , ’ Output [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’ Hz ; Fc=’ , num2str ( Fc hz , ’
%3.0 f ’ ) , ’ Hz ] ’ ] ) ;
ax i s ( [ 0 Fs/2 −.75 . 0 5 ] ) ;
%ax i s ( [ 0 Fs/2 (min ( peak matlab(2+ i * 2 , : ) ) −.5) (max( peak syn (2+ i * 2 , : ) ) +.5) ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
end
end
%% pl o t output f o r des i gn comparisons
i f p l t 2
%% p l o t output f o r 8 , 16 , & 24 input b i t s
f i g u r e ;
p l o t ( peak syn ( 1 5 , : ) , peak syn ( 1 6 , : ) , ’− . ’ ) ; hold a l l ;
145
p l o t ( peak syn ( 5 , : ) , peak syn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 1 , : ) , peak syn ( 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn = [ d (8) d (3) d (1) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output f o r 8 , 16 , & 24 Input Bi t s [ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’Hz ; Fc=’ , num2str
( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 6 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t output f o r 14 & 16 c o e f f b i t s
f i g u r e ;
p l o t ( peak syn ( 3 , : ) , peak syn ( 4 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 5 , : ) , peak syn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn = [ d (2) d (3) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output f o r 14 & 16 Coef f B i t s [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ , num2str (
Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 4 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t output f o r 33 , 101 , & 153 taps
f i g u r e ;
p l o t ( peak syn ( 9 , : ) , peak syn ( 1 0 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 5 , : ) , peak syn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 7 , : ) , peak syn ( 8 , : ) , ’− . ’ ) ; hold a l l ;
des i gn = [ d (5) d (3) d (4) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output f o r 33 , 101 , & 153 F i l t e r Taps [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ ,
num2str ( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 75 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t output f o r 128 , 256 , & 512 ROM words
f i g u r e ;
p l o t ( peak syn ( 1 3 , : ) , peak syn ( 1 4 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 5 , : ) , peak syn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 1 1 , : ) , peak syn ( 1 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn = [ d (7) d (3) d (6) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output f o r 128 , 256 , & 512 ROM words [ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’Hz ; Fc=’ ,
num2str ( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 4 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t output f o r DRFM 16 14 101 256 co rne r s
f i g u r e ;
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p l o t ( peak syn ( 1 9 , : ) , peak syn ( 2 0 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 3 , : ) , peak syn ( 4 , : ) , ’− . ’ ) ; hold a l l ;
p l o t ( peak syn ( 1 7 , : ) , peak syn ( 1 8 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (2) = s t r c a t (d (2) , ’ \ t t \ 1p02v\ 25c ’ ) ;
des i gn = [ d (10) des i gn (2) d (9) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output f o r Char ac t e r i z a t i on Corners [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ ,
num2str ( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 4 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
%% p l o t output f o r DRFM 24 24 101 256 with unpiped and piped H i l b e r t
f i g u r e ;
p l o t ( peak syn ( 1 5 , : ) , peak syn ( 1 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (8) = s t r c a t (d (8) , ’ Unpiped ’ ) ;
p l o t ( peak syn ( 2 1 , : ) , peak syn ( 2 2 , : ) , ’−r . ’ ) ; hold a l l ;
des i gn (11) = s t r c a t (d (8) , ’ Piped ’ ) ;
des i gn = [ des i gn (8) des i gn (11) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’Output , Unpiped vs . Piped F i l t e r [ Fs=’ , num2str ( Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ , num2str (
Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 4 . 0 5 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
end
%% pl o t output f o r a l l d e s i gn s
i f p l t 3
f i g u r e ;
des i gn={};
f o r i =0:n−3
p l o t ( peak syn (1+ i * 2 , : ) , peak syn (2+ i * 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn ( i +1 , : ) = d( i +1) ;
end
legend ( des i gn ) ;
t i t l e ( [ ’ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’ Hz ; Fc=’ , num2str ( Fc hz , ’%3.0 f ’ ) , ’ Hz ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([− . 8 1 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’DRFM\ OUT (dBc) ’ ) ;
end
%% pl o t s f d r f o r each des i gn s epa r a t e l y ( compare beh , syn , and matlab )
i f p l t 4
f o r i =0:n−1
f i g u r e ;
p l o t ( s fdr mat l ab (1+ i * 2 , : ) , s f dr mat l ab (2+ i * 2 , : ) , ’ : kx ’ ) ; hold a l l ;
p l o t ( s f d r beh (1+ i * 2 , : ) , s f d r beh (2+ i * 2 , : ) , ’−b . ’ ) ; hold a l l ;
p l o t ( s f d r s yn (1+ i * 2 , : ) , s f d r s yn (2+ i * 2 , : ) , ’−ro ’ ) ; hold a l l ;
avg s fdr mat l ab = mean( s fdr mat l ab (2+ i * 2 , : ) ) ;
avg s f d r beh = mean( s f d r beh (2+ i * 2 , : ) ) ;
avg s f d r s yn = mean( s f d r s yn (2+ i * 2 , : ) ) ;
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l egend ( [ ’MATLAB( r ) (mean = ’ , num2str ( avg s fdr mat l ab , ’%2.2 f ’ ) , ’ dBc) ’ ] , [ ’RTL Code
(mean = ’ , num2str ( avg s fdr beh , ’%2.2 f ’ ) , ’ dBc) ’ ] , [ ’Gate−Level N e t l i s t (mean
= ’ , num2str ( avg s fdr syn , ’%2.2 f ’ ) , ’ dBc) ’ ] , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r ’ , char (d( i +1) ) , ’ [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’ Hz ; Fc=’ , num2str (
Fc hz , ’%3.0 f ’ ) , ’ Hz ] ’ ] ) ;
ax i s ( [ 0 Fs/2 (min ( s f d r s yn (2+ i * 2 , : ) )−12) (max( s fdr mat l ab (2+ i * 2 , : ) )+5) ] ) ;
%ax i s ( [ 0 Fs/2 (min ( s f d r s yn (2+ i * 2 , : ) )−5) (max( s f d r s yn (2+ i * 2 , : ) )+5) ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
end
%% pl o t s f d r des i gn comparisons
i f p l t 5
%% 8 , 16 , & 24 input b i t s
i f p l t5a
f i g u r e ;
p l o t ( s f d r s yn ( 1 , : ) , s f d r s yn ( 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (1) = s t r c a t (d (1) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 2 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 5 , : ) , s f d r s yn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (3) = s t r c a t (d (3) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 6 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 5 , : ) , s f d r s yn ( 1 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (8) = s t r c a t (d (8) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 6 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (1) des i gn (3) des i gn (8) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r 8 , 16 , & 24 Input Bi t s [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ , num2str (
Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
%% s f d r f o r 14 & 16 c o e f f b i t s
i f p l t5b
f i g u r e ;
p l o t ( s f d r s yn ( 3 , : ) , s f d r s yn ( 4 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (2) = s t r c a t (d (2) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 4 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 5 , : ) , s f d r s yn ( 6 , : ) , ’−r . ’ ) ; hold a l l ;
des i gn (3) = s t r c a t (d (3) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 6 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (2) des i gn (3) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r 14 & 16 Coef f B i t s [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ , num2str ( Fc hz
, ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
%% s f d r f o r 33 , 101 , & 153 taps
i f p l t 5 c
f i g u r e ;
p l o t ( s f d r s yn ( 9 , : ) , s f d r s yn ( 1 0 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (5) = s t r c a t (d (5) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 0 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 5 , : ) , s f d r s yn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (3) = s t r c a t (d (3) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 6 , : ) ) ) , ’ dBc ’ ] ) ;
148
p l o t ( s f d r s yn ( 7 , : ) , s f d r s yn ( 8 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (4) = s t r c a t (d (4) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 8 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (5) des i gn (3) des i gn (4) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r 33 , 101 , 153 F i l t e r Taps [ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’Hz ; Fc=’ , num2str
( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
%% s f d r f o r 128 , 256 , & 512 ROM words
i f p l t5d
f i g u r e ;
p l o t ( s f d r s yn ( 1 3 , : ) , s f d r s yn ( 1 4 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (7) = s t r c a t (d (7) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 4 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 5 , : ) , s f d r s yn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (3) = s t r c a t (d (3) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 6 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 1 , : ) , s f d r s yn ( 1 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (6) = s t r c a t (d (6) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 2 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (7) des i gn (3) des i gn (6) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r 512 , 256 , & 128 ROM words [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ; Fc=’ ,
num2str ( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
%% pl o t s f d r f o r DRFM 16 14 101 256 ch a r a c t e r i z a t i o n co r ne r s
i f p l t 5 e
f i g u r e ;
p l o t ( s f d r s yn ( 1 9 , : ) , s f d r s yn ( 2 0 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (10) = s t r c a t (d (10) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 2 0 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 3 , : ) , s f d r s yn ( 4 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (2) = s t r c a t (d (2) , [ ’ \ t t \ 1p02v \ 25c , mean = ’ , num2str (mean( s f d r s yn ( 4 , : ) ) ) , ’
dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 7 , : ) , s f d r s yn ( 1 8 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (9) = s t r c a t (d (9) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 8 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (10) des i gn (2) des i gn (9) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r Char ac t e r i z a t i on Corners [ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’Hz ; Fc=’ , num2str
( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
%% pl o t s f d r f o r DRFM 24 24 101 256 with unpiped and piped H i l b e r t
i f p l t 5 f
f i g u r e ;
p l o t ( s f d r s yn ( 1 5 , : ) , s f d r s yn ( 1 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (8) = s t r c a t (d (8) , [ ’ Unpiped , mean = ’ , num2str (mean( s f d r s yn ( 1 6 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 2 1 , : ) , s f d r s yn ( 2 2 , : ) , ’−r . ’ ) ; hold a l l ;
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des i gn (11) = s t r c a t (d (8) , [ ’ Piped , mean = ’ , num2str (mean( s f d r s yn ( 2 2 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (8) des i gn (11) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR, Unpiped vs . Piped F i l t e r [ Fs=’ , num2str (Fs , ’ %3.0 f ’ ) , ’Hz ; Fc=’ , num2str (
Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ( [ 15 65 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
end
%% pl o t s f d r f o r a l l d e s i gn s
i f p l t 6
f i g u r e ;
p l o t ( s f d r s yn ( 9 , : ) , s f d r s yn ( 1 0 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (5) = s t r c a t (d (5) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 0 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 3 , : ) , s f d r s yn ( 1 4 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (7) = s t r c a t (d (7) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 4 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 5 , : ) , s f d r s yn ( 1 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (8) = s t r c a t (d (8) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 6 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 5 , : ) , s f d r s yn ( 6 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (3) = s t r c a t (d (3) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 6 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 3 , : ) , s f d r s yn ( 4 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (2) = s t r c a t (d (2) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 4 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 1 , : ) , s f d r s yn ( 1 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (6) = s t r c a t (d (6) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 1 2 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 1 , : ) , s f d r s yn ( 2 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (1) = s t r c a t (d (1) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 2 , : ) ) ) , ’ dBc ’ ] ) ;
p l o t ( s f d r s yn ( 7 , : ) , s f d r s yn ( 8 , : ) , ’− . ’ ) ; hold a l l ;
des i gn (4) = s t r c a t (d (4) , [ ’ , mean = ’ , num2str (mean( s f d r s yn ( 8 , : ) ) ) , ’ dBc ’ ] ) ;
des i gn = [ des i gn (5) des i gn (7) des i gn (8) des i gn (3) des i gn (2) des i gn (6) des i gn (1)
des i gn (4) ] ;
l egend ( des ign , ’ Locat ion ’ , ’ s ’ ) ;
t i t l e ( [ ’SFDR f o r Al l Des igns ( h i ghe s t to l owes t avg ) [ Fs=’ , num2str (Fs , ’%3.0 f ’ ) , ’Hz ;
Fc=’ , num2str ( Fc hz , ’%3.0 f ’ ) , ’Hz ] ’ ] ) ;
xl im ( [ 0 Fs /2 ] ) ;
yl im ([−5 62 ] ) ;
s e t ( gca , ’XTick ’ , 0 : Fs /16 : Fs /2) ;
s e t ( gca , ’ XTickLabel ’ , l a b e l s ) ;
x l abe l ( [ ’ Input Frequency (MHz) ( ’ , i nput range txt , ’ ) ’ ] ) ;
y l abe l ( ’SFDR (dBc) ’ ) ;
end
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